$M Z-5500 / 5600$
TECHNICAL REFERENCE
Vol. 2 (HARDWARE)

## Section One System Specifications

1. Introduction ..... 1
1-1. MZ-5500 series hardware description ..... 2
1-2. MZ-5600 series hardware description ..... 3
1-3. MZ-5500 specification ..... 4
1-4. MZ-5600 specification ..... 6
1-5. Optional devices specifications (for MZ-5500/5600) ..... 8
1-6. Optional devices specifications (for MZ-5500) ..... 10
1-7. Optional devices specifications (for MZ-5600) ..... 10

## Section Two llardware Specifications

1. CPU peripheral ..... 12
2. Momory ..... 19
2-1. MZ-5500/5600 memory and memory map ..... 19
2-2. 1/0 map ..... 21
3. Interrupt circuit ..... 26
3-1. Intrrrupt circuit ..... 26
3-2. llandling of user interrupt ..... 27
3-3. System interrupt (IR-25) specification ..... 30
4. Software timer ..... 34
5. Expansion slot ..... 37
5-1. MZ-5500/5600 expansion slot (MZ-IU05) ..... 37
$5-2$. Expansion signal description (common for the MZ-5500 and MZ-5600) ..... 38
5-3. 1/0 address setup ..... 39
5-4. $1 / 0$ slot timings ..... 40
I/O port interfacing examples (user's job)
42
42 ..... ,
DMA ..... 43
(1)-1. DMA control with MZ-5500/5600 ..... 43
6-2. (Iperational theory ..... 43
6-3. Use of DMA channel 3 ..... 46
6. Mini-floppy disk interface ..... 50
$1-1$. (ieneral description (MZ-5500) ..... 50
7-2. MZ-5600 MFD (640KB) interface general description (MZ-5600) ..... 52
7. llard disk interface general description ..... 55
8. Printer interface ..... 58
$9-1$. Circuit description ..... 58
9 -2. Handling printer control code (function code) ..... 60
9-3. Making a hard copy of the video screen ..... 60
9. RS232C interface ..... 61
10-1. Specification ..... 61
10-2. Input/output signals and control signals ..... 62
10-3. Process outline ..... 64
10-4. Wiring example ..... © 6
$10-5$. RS232C sample program ..... 68
10. Keyboard and keyboard interface ..... 70
11-1. Keyboard specifications ..... 10
11-2. Keyboard interface ..... 70
11-3. Key search timing ..... 72
11-4. Eight-bit keyboard processor $\mu$ PD80C49 ..... 72
11. Mouse (MZ-IXIO) ..... 74
12-1. Operating principle ..... 74
12. RTC (Real Time Clock) ..... 77
13-1. Operational description ..... リ7
13-2. Accessing the RTC internal RAM ..... 82
13. PCG (Programmable Sound Generator) ..... 83
14. Video display circuit ..... 56
15-1. Features of the video display circuit ..... 86
15-2. Hse of video display circuit (software control) ..... 88
15. Power supply unit ..... 106
16. 8087 Coprocessor option ..... 10.8

SECTION ONE<br>System Specifications

1. Introduction

The MZ-5500 series is the first 16 -bit MZ series personal computer in which the Intel's 8086 is used for the CPU.
It has been designed with intense care for man-machine interface: the moust, the bit map display system, and the multiwindow display function are introduced to the MZ-5500 series.

It has the system RAM area of $128 \mathrm{~KB}(\mathrm{MZ}-5511)$ or 256 KB ( $\mathrm{MZ}-5521$ ) as standard and it can also be expanded to 512 KB at a maximum.
The 96 KB video RAM area is provided standard and it also can be expanded to 192KB, permitting clear color graphic displaying.
Up to two units of 320 KB (formatted) mini-floppy disk drives can be
internally installed, and the OS (Operating System) is contained in the $5.25^{\prime \prime}$ disk media. The OS supports CP/M-86 and MS-DOS as option.
Not only the $M Z-5600$ series succeeds all functions and features from the MZ-5500 series, but, it also permits the following external memory expansion and higher processing speed.

1) $8 \mathrm{MHz} / 5 \mathrm{MHz}$ selective for operation of the 8086-II CPU .
2) Implementation of the 640 KB (formatted), $5.25^{\prime \prime}$ floppy disk drive.
3) Use of the 10.7 MB (formatted), $5.25^{\text {11 }}$ hard disk (MZ-5645).

Not only the MZ-5645 has one unit of the internal hard disk drive, it also enhances expansion to 21.4 MB when the $\mathrm{MZ}-1 \mathrm{~F} 18$ external hard disk drive is added (applicable for the 200 V version only).
The MZ-5600 enables absorption of the software credted on the MZ-5500 series.
Since the 8086-II is adopted, improvement has been achieved for higher processing speed and graphic speed, and consideration is given for the real time processing of the software developed on the $\mathrm{MZ}-5500$ in the 5 MHz mode. Such as CP/M-86, MS-DOS, M2-3500 series BASIC, and GW-BASIC are available as option.
Because the MZ-5600 series is a up-graded model for the MZ-5500 and has been developed on the basis of MZ-5500 peripherals and software, consideration has been given for compatibility in basic terms. See Table-1 for individual model configurations of the NZ-5500 series and MZ-5600 series.

## 1-1 MZ-5500 SERIES HARDWARE DESCRIPTION

## System configuration

The following ligure shows the complete system conliguration for the MZ 5500 Series system, including some peripheral devices which are to be marketed in the near future.


Fig. 1

## Specifications

## System highlights

1) High data processing capability achieved with a 16 -bit microprocessor.
2) Large addressable memory space of 512 KB : Standard 256 KB plus an additional 256 KB
3) High-resolution color graphic display with large-capacity video screen memory and bit-map display.
4) One or two mini floppy disk drives, each of 320 KB are provided as a standard leature.
5) Powerful standard 1/O system interface.
6) Integrated, sound generator.
7) $\mathrm{CP} / \mathrm{M} 86$ as the standard operating system.

## Model description

| Model | Description |
| :---: | :--- |
| MZ•5511 | Contains one MFD plus 256KB of RAM. |
| MZ-5521 | Contains two MFD's plus 256KB of RAM. |

## 1-2 MZ-5600 SERIES HARDWARE DESCRIPTION

## System configuration

The following figure shows the complete system configuration for the MZ-5600 Series system, including some peripheral devices which are to be marketed in the near future.


Fig. 2

## Specifications

## System highlights

1) High data processing capability achieved with a 16 -bit microprocessor.
2) Large addressable memory space of 512 KB : Standard 256 KB plus an additional 256 KB .
3) High-resolution color graphic display with large-capacity video screen memory and bit-map display.
4) One or two mini floppy disk drives, each of 640 KB are provided as a standard feature. And the MZ5645 is 10.7 MB Hard disk is standard.
5) Powerful standard I/O system interface.
6) Integrated sound generator.
7) CP/M86 as the standard operating system.

## Model description

| Model | Description |
| :---: | :--- |
| MZ.5631 | Contains one MFD plus 256 KB of RAM |
| MZ.5641 | Contains two MFD's plus 256KB of RAM |
| MZ.5645 | Contains one MFD and one HD plus 256KB RAM |

Specification of Disk

| Hem | HD | MFD |
| :--- | :---: | :---: |
| No, of side/drive | 1 | 2 |
| Tracks/side | 673 | 40 |
| Bytes/sector | 512 | 256 |
| Segtors/rack | 16 | 16 |
| Tdral Bytes/Drive | 5513216 | 327680 |
| Bytes/block | 4096 | 2048 |

## 1-3 MZ-5500 specification



| Item |  | Std./Opt. |  | 1 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Integrated 1!O interface | Sound <br> Centronics I/F <br> Clock <br> MFD I/F <br> RS.232C <br> Key I/F <br> Cassette I/F | Std. <br> Sid. <br> Sid. <br> Sid. <br> Std <br> Sid. <br> Sid. <br> Std. | Real-time clock <br> A Channel <br> B Channel | Three codes available througtr a buittin speaker. <br> One channel <br> Backed up by battery <br> Capable of controlling up to 4 drives. <br> Start-stop asynchronousisyne. <br> Start-stop asynchronous. | For printer attachment <br> Built-in 13 byte RAM <br> Two built-in drives plus two <br> external drives <br> Programmable between 110 and 9600 bauds. <br> Not used |
| OP I/O I/F | 256KB RAM PWB HD I/F PWB Expansion Unit SFD I/F PWB | Opt. <br> Opı. <br> Opt. <br> Opt. |  | Expansion RAM PWB. <br> Hard disk drive I/F.PWB. <br> SFD I/F PWB. | MZ-1E11 |
| Additional device | Mouse <br> MFD <br> MFD unit <br> Hard disk unit SFD unit | Opt. Opt. <br> Opt. <br> Opt. <br> Opt. | Single drive increment. <br> Contains two drives. <br> Contains two drives. | Attached to keyboard. <br> Additional drive to be installed in the System Unit. <br> External drives <br> 107M Bytes <br> External drives | Available with the $M Z \cdot 1 \times 10$ <br> Available with the MZ. IF 09 <br> For MZ5511 only <br> Available with the MZ-1FO2. <br> Available with the MZ.1Fio <br> Available with the MZ-1F05 |
| CRT | 12" monochrome <br> $12^{\prime \prime}$ color display <br> $15^{\prime \prime}$ color display | Opt. <br> Opt. <br> Opt. |  | $\begin{aligned} & 640 \times 400 \text { dot matrix } \\ & 640 \times 400 \text { dot matrix } \\ & 640 \times 400 \text { dot matrix } \end{aligned}$ | $\begin{aligned} & M Z-1 D 13 \\ & M Z-1 D 14 \\ & M X-1 D 18 \end{aligned}$ |
| Printer | 80 columns <br> 80 columns in color | Opt. Opt. |  | - | MZ.1PO2 MZ1PO7 <br> MZ.1P04 |

## 1-4 MZ-5600 specification




M-5 Optional devices specifications (for. MZ-5500/5600)

## - Green monitor MZ-1D13

| Type | High resolution 12" monochrome video monitor for the MZ-5500/5600 Serien. |  |
| :---: | :---: | :---: |
| Specifications | CRT | 12 inches, 90 deg. deflection |
|  | Display capacity | 640 dots horizontelly by 400 rasters vertically, |
|  | Input signal | Composite signal of $1 \mathrm{Vp} \cdot \mathrm{p}$ |
|  | Supply voltage | Rated voltage |
|  | Power consumption | - 29 Watts |
|  | Outer dimensions | $313(\mathrm{~W}) \times 289(\mathrm{H}) \times 327(\mathrm{D}) \mathrm{mm}$ |
|  | Weight | 6.2 kg |

- Expansion Unit MZ-1U07/1U05

| Description | Used to install optional expansion PWBs or <br> interlace PWBs required to control optional <br> peripheral devices which cannot be controlted <br> with the interlace contained in the MZ $55500 / 56000$ <br>  <br>  <br> Series System Unit. IMZ1U05 is 4 slots and <br> MZ1U07 is 5 slots.) |
| :--- | :--- |

- Expansion RAM PWB MZ-1R22/1R11

| Description | Designed to be installed in the expansion Unit <br> to add 256KB of additional RAM space. <br> (MZ1R22 is used only SEEG) |
| :--- | :--- | 10 add 256 KB of additional RAM space. (MZ1R22 is used only SEEG)

- Expansion VRAM PWB MZ-1R09

| Description | Provides an additional VRAM space of 96KB <br> to increase the total VRAM area to 192KB for <br> extended graphic capabilities. |
| :--- | :--- |

- Printer

| Model | Puntsystem | Max print speed | Character type | Character cell | Max. columns/row | Max. paper width/feed method | Copy capacity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MZ-1P02 | Dot matrix impact pinter | 120 cps | Alphanumeric, and symbolic, characters | Basic: <br> 9 columns $\times 9$ rows <br> Character: <br> 9 columns $\times 7$ rows | Standard 80 characters | 10 inches/ <br> - Friction leed <br> - Tractor feed (optional) | 3 copies. conditional |

* HZ-1F05 standard floppy disk drive

| Product outline | $640 \times 400$ dots, 15 inch flat square, non-glare semi-black type color display for use with the MZ-5500/5600. |  |  |
| :---: | :---: | :---: | :---: |
| Specification | Tube used | 15 inch, $90^{\circ}$ deflection llat square type (non-glare treated) |  |
|  | Input signal <br> (Horizontal synchronization signal) (Vertical synchronization signal) | R, G, B, three independent TTL polarity <br> TTL positive polarity <br> TTL negative polarity |  |
|  | (Deflection frequency) | 24.86 KHz , horizontal, and 65.48 Hz , vertical |  |
|  | Dipplay time | $29.80 \mu \mathrm{~S}$, horizontal and 16.09 ms, vertical |  |
|  | Resolution | 640 dots, horizontal, and 400 dots, vertical |  |
|  | Display colors | Seven colors of red, green, blue, yellow, magenta, cyan, white, and black |  |
|  | Display capacity | 4000 characters, maximum. 2000 characters with the MZ. 5500/5600. |  |
|  | Dot pitch | 0.39 mm |  |
|  | Power supply | Rated voltage |  |
|  | Physical dimensions | $404(\mathrm{~W}) \times 409(\mathrm{D}) \times 331(\mathrm{H}) \mathrm{mm}$ |  |
|  | Weight | 15.0 Kg |  |
|  | Power consumption | $75 \text { (W) }$ |  |
|  | Input connector | Rectangular 8 -pin connector <br> 1. Open <br> 2. Video input (red) <br> 3. Video input (green) <br> 4. Video input (blue) <br> 5. Ground <br> 6. Ground <br> 7. Horizontal synchronizing signal <br> 8. Vertical synchronizing signal |  |
|  | Adjust knob | Front | POWER switch |
|  |  | Side | Vertical synchronization, vertical amplitude horizontal synchroniza tion, horizontal phase, brightness |
|  | $\begin{aligned} & \text { System } \\ & \text { configuration } \end{aligned}$ | IPerso MZ <br> ©Color MZ (C <br> [Tilt | al computer) <br> 5600 series <br> displayl <br> 1 D18 <br> ble attached to the unit) and) |
|  | Appearance color | Olfice | ray |
| Accessories | Interfacing cable, instruction manual |  |  |


| Product outline | The $8^{\prime \prime}$ floppy disk drive for use with the $M Z-3500$ series, MZ-5500 series, and MZ-5600 series. <br> It has to be incerfaced via the exclusively designed HZ-1EII interface board for the $M 2-5500$ and $M Z-5600$. Interfacing cable comes with the $\mathrm{MZ}-1 E 1 I$. |  |
| :---: | :---: | :---: |
| Speci- <br> ficat- <br> Ion <br> (per <br> drive | Memory capacity | 1.2MB , <br> formatced |
|  | Tracks | 77 tracks $\times 2$ |
|  | Sectors | 8 sectors/track |
|  | Medis | $8^{\prime \prime}$ floppy disk |
|  | Supply voltage | $100 \mathrm{~V}(50 / 60 \mathrm{~Hz})$ |
|  | Power <br> consumpt - <br> ion | 100W |
|  | Physical <br> dimens- <br> lons | 19.5 cra ulde, <br> 37.5 cm deep <br> 22.0ca high |
|  | Hejght | 15.2 Kg |
|  | Color | Office gray |

*MZ-1F10 hard disk drive

| Product outline | 5.25", 10.7 MB externel hard digk drive for use with the MZ-5500 eeries, MZ-5631 and 5641. <br> lncludes the incerface and interfacing cable. |  |
| :---: | :---: | :---: |
| Speci- <br> ficat- <br> ion | Recording capacity | 10.7 MB , formatted |
|  | Track capacity | 8.704 KB . <br> formatced |
|  | Sectorb capacity | 512B, formatted |
|  | Sectors per track | 17 |
|  | Disk used | 2 diske |
|  | Heads | 4 |
|  | Cylinders | 317 |
|  | Revolu- <br> tIons | 3600RPM |
|  | Data <br> transfer <br> speed | 500KB/s, max., between CPU and controlle: |
|  | Recording <br> densfy | 9260 BPI |
|  | Reccrding method | MFTM |
|  | Supply voltage | $100 \mathrm{~V}, 50 / 60 \mathrm{~Hz}$ |
|  | Powe: <br> consump- <br> tion | 65W |
|  | $\begin{aligned} & \text { Physical } \\ & \text { dimen- } \\ & \text { sions } \end{aligned}$ | 11.8 cm wide, <br> 33.1 cm deep <br> 18.9 cm h 1 gh |
|  | Color | Office gray |

I-6 Optional devices specifications (for MZ-5500)

- Arithmetic and logical processor MZ-1M03

| Description | Designed to increast arithmetic and logical <br> operation speeds. |
| :--- | :--- |

- Additional mini-floppy disk drive (MFD) MZ-1F02

| Description | Additional mini-floppy disk drive unit for the MZ- 3500 Series and MZ. 3500 Series. <br> May be used as the 3 rd and 4 th drives, and has a total storage capacity of 640 KB . Join to the MFD I/F connector on the rear of the Systern Unit using the dedicated cable MZ-1C33. |  |  |
| :---: | :---: | :---: | :---: |
| Specilications | Drive <br> PWB | Thin-profile, double-sided, doubledensity drive (FD55B) $\times 2$. |  |
|  |  | I/F PWB | $45 \times 129 \mathrm{~mm}$ (double-sided paper epoxy board) |
|  |  | LED PWB: | $23 \times 8.5 \mathrm{~mm}$ (single-sided paper epoxy board) |
|  | Power | Switching | $+5 \mathrm{~V}(1.3 \mathrm{~A})$ and $+12 \mathrm{~V}(1.3 \mathrm{~A})$ |
|  |  |  | Contained in a metallic housing measuring $98(\mathrm{~W}) \times 16.5(\mathrm{H}) \times 87(\mathrm{D}) \mathrm{mm}$ |
|  | Cabinet | Top and bo <br> Front panel Color: <br> Dimensions <br> Weight: | tiom cabinets: <br> Press-molded metal <br> I: Molded resin Office gray <br> s: $\quad 117.7(\mathrm{~W}) \times 177.7(\mathrm{H}) \times$ $331.31 \mathrm{D}) \mathrm{mm}$ 6 kg |

${ }^{*}$ MZ-1F09 internal expansion MFD drive

| Product <br> outline | Flat type, two-sided, <br> double-density, mini-floppy <br> disk drive (with cable) <br> option. <br> One unit of this drive can <br> be expanded internally in <br> the MZ-5511. |
| :--- | :--- |
| Speci- <br> fica- <br> tion | Identical to the internal <br> mini-floppy disk drive unit <br> of the MZ-5500. |

## 1-7 Optional devices specifications (for MZ-5600)

## - Arithmetic and logical processor MZ-1M09

Table 8

| Description | Designed to increase arithmetic and logical <br> operation speeds. (8087-2) |
| :--- | :--- |

- Additional mini-floppy disk drive (MFD) MZ-1F16

Table 9

| Description | Additional mini-floppy disk drive unit lor the MZ. 5600 Series. <br> May be used as the 3 rd and 4 t h drives, and has a total storage capacity of 1280 KB . Join to the MFD I/F connector on the rear of the System Unit using the dedicated cable MZ-1C43. |  |  |
| :---: | :---: | :---: | :---: |
| Specifications | Drive <br> PWB | Thin-profile, double-sided, doubledensity drive (FD55F) $\times 2$. |  |
|  |  | I/F PWB: | $45 \times 129 \mathrm{~mm}$ (double-sided paper epoxy board) |
|  |  | LED PWB: | $23 \times 8.5 \mathrm{~mm}$ (single-sided paper epoxy board) |
|  | Power supply | Switching regulator | $+5 V(1.3 A) \text { and }+12 V(1.3 A)$ <br> Contained in a metallic housing measuring $98(\mathrm{~W}) \times 16.5(\mathrm{H}) \times 87(\mathrm{D}) \mathrm{mm}$ |
|  | Cabinet | Top and bot <br> Front panel Color: <br> Dimensions: <br> Weight: | ttom cabinets: <br> Press-molded metal <br> Molded resin Office gray <br> $117.7(\mathrm{~W}) \times 177.7(\mathrm{H}) \times$ <br> $331.31 \mathrm{D} / \mathrm{mm}$ <br> 6 kg |

*MZ-1F15 internal expansion MFD drive

| Product <br> outline | Flat type, two-sided, <br> double-density, <br> double-track, mini-floppy <br> disk drive (with cable) <br> option which can be <br> expanded internally in the <br> MZ-5631. |
| :--- | :--- |
| Speci- <br> fica- <br> tion | Identical to the internal <br> mini-floppy disk drive unit <br> of the MZ-5600. |

${ }^{\circ} \mathrm{MZ}$-1F18 expansion hard disk unit

| Product outline | Expansion hard disk unit option for use with the MZ-5645. <br> Must be directly connected to the hard disk interface provided in the MZ-5645 slot. |  |
| :---: | :---: | :---: |
| Speci-fication | Recording capacity | $10.7 \mathrm{MB},$ <br> formatted |
|  | Track capacity | $8.704 \mathrm{~KB},$ <br> formatted |
|  | Sectors capacity | 512B, formatred |
|  | Sectors <br> per track | 17 |
|  | Disk used | 2 disks |
|  | Heads | 4 |
|  | Cylinders | 317 |
|  | $\begin{aligned} & \text { Revolu- } \\ & \text { tions } \\ & \hline \end{aligned}$ | 3600RPM |
|  | Data <br> transfer speed | $500 \mathrm{~KB} / \mathrm{s}$, $\max$. , between CPU and controller |
|  | Recording density | 9260BPI |
|  | Recording method | MFM |
|  | Supply voltage | 200V, 60 Hz |
|  | Power consumption | 65W |
|  | Physical <br> dimen- <br> sions | 11.8 cm wide, 33.1 cm deep 18.9 cm high |
|  | Color | Office gray |

${ }^{\circ}$ MZ-1F14 internal expansion hard disk

| Product <br> out line | Hard disk unit (with inter- <br> face unit and interfacing <br> cable) for internal <br> expansion in the MZ-5631. |
| :--- | :--- |
| Speci- <br> fica- <br> fion | Identical to the MZ-1F18. |

SECTION TWO<br>Hardware Specifications

1. CPU peripheral

For the CPU of the MZ-5500 is used the 16 -bit CPU (8086) which has bec me the main trend and is driven by 5 MHz clock. On the other hand, the 8086 -II is adopted for the $\mathrm{MZ}-5600$ which permits $8 \mathrm{MHz} / 5 \mathrm{MHz}$ selection for driving clock. In the 5 MHz mode, compatibility is obtained for the real time processing for applications developed on the MZ-5500.
The $8086 / 8086-$ Il has features shown in Table $1-1$, and has two modes of minimum and maximum allowing choice of pin conflguration according to the size of the system used. It consists of the execution unit (EU) and the bus interface unit (BIU); the BIU manages 6-byte command queue and performs address generation, and the EU interprets command function. Each unit operates in the async mode and enhances high throughput by the use of the pipe line processing.
It is possible to directly access the memory up to 1 MB . Using $A 0$ and BHE lines of the 8086, data may be used as either 8-bit or 16 -bit data. Since the $8086 / 8086$-II is operated under the maximum mode for the $M Z-5500 / 5600$, it requires the 8284 Clock Generator and the 8288 Bus Controller in order to operate the 8086 as the CPU. Not only the 8284 supplies the clock $(4.9152 \mathrm{MHz})$ to the 8086 , but, it has the function to synchronize the READY signal generated in the ready control circuit with the clock to send it to the CPU. The 8288 is the bus controller/driver when the 8086 is operated in the maximum mode. Command and control signals are decoded from the status output, $S 0-S 2$, from the CPU to issue control signal to the $I / O$ device and the memory.
As a coprocessor for a high speed numerical operation of the 8086 , it permits direct connection of the 8087 (MZ-5500), 8087-II (MZ5600), and NDP (option). In terms of software, it can be assumed as an expansion of the $8086 / 8086-$ II command system. As Table $1-2$ shows its execution speed, it becomes 100 times faster than operated with only the 8086/8086-II. For key entry of the $M Z-5500 / 5600$, the exclusive $80 C 49$ subprocessor is used. $\Lambda$ key entry is transferred by means of interrupt only when there was a key entry so that it decreases the burden to the 8086 and allows faster system operation. The 80 C 49 is also used for handling of the mouse data.

Table 1-1 Features of 8086, 8086-II

```
(1) 16-bit microprocessor
(2) Basic commands: 90
(3) Direct accessing enabled \(1 M B\) memory space
(4) \(14 \times 16\) bits register
(5) Arithmetical operation of signed or unsigned 8 or 16 bits data
    including multiplication and division
(6) 5 MHz , single clock ( 8086 )/8NHz ( \(8086-\mathrm{II}\) )
(7) Maskable (INTR) and non-maskable (NMI) external interrupt input
(8) Dual mode operation (minimum/maximum)
(9) N-channe1 MOS
(10) Single +5 V supply
(11) 40-pin DIP
```

Table 1-2 8087 and emulator execution speed comparison

| Item | Basic frequency 5MHz[us] |  |
| :--- | :---: | :---: |
|  | 8087 | 8086 emulation |
| Multiply (single precision) | 19 | 1600 |
| Multiply (double precision) | 27 | 2100 |
| Add | 17 | 1600 |
| Divide (single precision) | 39 | 3200 |
| Compare | 9 | 1300 |
| Square root | 36 | 19600 |
| tan | 90 | 13000 |
| e | 100 | 17100 |




## O Bus control circuit

Fig. 1-3 shows the block diagram of the MZ-5500/5600 bus control circuit. When the 8086 is operated under the maximum mode, command (RD, WR, INTA) is issued in a form of a status (S0-S2) which is decoded by the 8288 to send the control signal to the memory and the I/O device.


Fig. 1-3 Bus control circuit block diagram

Table 1-3 8288 input vs output

| $\overline{\bar{S}} \overline{\bar{S}}$ | $\overline{\bar{S} 1}$ | $\overline{\mathrm{SO}}$ | Output |
| :---: | ---: | ---: | :--- |
| 0 | 0 | 0 | INTA |
| 0 | 0 | 1 | 1ORC |
| 0 | 1 | 0 | IOWC, AIOWC |
| 0 | 1 | 1 | Hold |
| 1 | 0 | 0 | MRDC (command fetch) |
| 1 | 0 | 1 | MRDC |
| 1 | 1 | 0 | MWTC, ANWC |
| 1 | 1 | 1 | Passive |



Fig. 1-4 Timings

- RESET, READY circuit


## RESET

For reset of the 8086 CPU , the alarm signal from the power supply unit and a rising edge at the time of power on are detected by the CR network. RESET signal to the CPU is internally synchronized with CLK by the 8284 A . For the alarm timing, refer to the paragraph which discussed the power supply.

## READY

For the MZ-5500/5600 is normally a non-ready system, the ready signal is returned to the CPU against a valid accessing. Actually, memory and $I / 0$ decode signal is inputted to the 8284 A , but, RDY is delayed in the wait timing circuit in synchronization with CLK for a device that requires wait. When the $I / O$ and memory of the $\overline{X A C K}$ area is accessed, the ready signal of timeout is automatically returned unless $\overline{\mathrm{XACK}}$ is returned within $130 \mu \mathrm{~s}$, and NMI is issued to the CPU at the same time.
Fig. 1-5 shows the block diagram of the MZ-5600 RESET and READY circuits and Table $1-4$ shows wait count required for device. However, on the MZ-5500, the $\overline{\mathrm{LSPD}}$ signal (for wait count adjustment according to the choice of $5 \mathrm{MIIz} / 8 \mathrm{MIIz}$ clock) shown in the block diagram is not applicable, and signal name TG555 is changed to AN555. Wait counts are for the 5 MHz mode in Table $1-4$.


Fig. 5 RESET and READY circuit block diagram
Table 1-4 Wait count of device

|  | 8MHz mode | 5 MHz mode |
| :---: | :---: | :---: |
| ${ }^{\circ}$ System RAM <br> ${ }^{\circ}$ IPL ROM <br> ${ }^{\circ}$ I/O other than below | 1 | 0 |
| $\begin{aligned} & { }^{\circ} \mathrm{SIO} \\ & { }^{\circ} \mathrm{RTC} \\ & { }^{\circ} \mathrm{PSGG} \\ & { }^{\circ} \mathrm{PB} \end{aligned}$ | 3 | 3 |
| ${ }^{\circ} \mathrm{CTC}$ <br> ${ }^{\circ}$ Intack <br> ${ }^{\circ}$ INT RET | 15 | 15 |
| ${ }^{\circ}$ VRAM <br> ${ }^{\circ} \mathrm{I} / \mathrm{O}(380 \mathrm{H}-3 \mathrm{FFH})$ <br> ${ }^{\circ}$ Memory other than above | XACK or 1 | XACK |

## READY signal timings

Figures next show READY signal timings for the MZ-5500 ( 5 MHz ) and MZ-5600 ( $8 \mathrm{MHz} / 5 \mathrm{MHz}$ ).


[^0]2. Memory

2-1. MZ-5500/5600 memory and memory map
Fig.2-1 shows the memory map of the MZ-5500/5600.
For the memory, it is possible to expand the system RAM up to 512 KB . 128 KB
1 is equipped standard for the MZ-5511 and 256 KB for the $\mathrm{MZ}-5521$ and $M Z-5600$ series.
For memory expansion, such as MZ-1R16 Expansion DRAM and the MZ-1R11 Expansion RAM Board are available.
In regard to the VRAM, 96 KB is standard for the $M Z-5500 / 5600$ series, which can be expanded 96 KB more by the use of the MZ-1R09 option.
16 KB of the ROM is used for IPL (Initial Program Loader) which is used to initialize the system and load CP/M loader.
Since the CRT display is performed by the bit map method with the $M Z-5500 / 5600$, it does not use the CG ROM, but character patterns are contained in the IPL ROM.


1) $\mathrm{MZ}-5500 / 5600 \mathrm{I} / 0 \mathrm{map}$

For $1 / 0$ of the MZ-5500, it needs 0 wait for accessing of 0 to 1 FFH, 3 waits for $200-37 \mathrm{FH}$, for which the ready signal is automatically created in the MZ-5500. Where noted "byte access" in the I/O indicates connection to the 8 -bit bus. Where noted "reserved" is the area reserved by the system. For the MZ-5600, the I/0 map is basically the same as the MZ-5500, but, 1 wait is inserted for the area $0-1$ FFH only in the 8 MHz mode. See Table 2-2 for the I/O bit map.
ii) I/O user area

For both the MZ-5500 and MZ-5600, three areas of 180 - 1AFH [ 0 wait $(5 \mathrm{MHz}) / 1$ wait ( 8 MHz )], $300-33 \mathrm{FH}$ ( 3 waits), and $3 \mathrm{CO}-3 \mathrm{FFH}$ (XACK) are open for user's use.
In the 8 MHz mode of the $\mathrm{MZ}-5600$, 1 wait is automatically inserted when $\overline{\text { XACK }}$ is returned in the 0 wait timing.
If $\overline{\mathrm{XACK}}$ is not returned within $130 \mu \mathrm{~s}$, CP/M initiates bootstrapping. For practical examples of the $I / O$ user area usage, refer to the paragraph discussing the expansion slot.

Table 2-1


## $\overline{\text { XACK }}$

In the 8 MHz mode of the $\mathrm{MZ}-5600$, 1 wait is automatically inserted when $\overline{\mathrm{XACK}}$ is returned in the 0 wait timing. If $\overline{X A C K}$ was not returned within $130 \mu \mathrm{~s}, \mathrm{CP} / \mathrm{M}$ initiates bootstrapping.
(1) System board

Table 2-2a

| DEVIICE | ADD | BIT | SIGNAL NAME | 1/0 |  | AFTER P/O | INITIAL DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 8255 \\ & {\left[\begin{array}{l} \text { Group A. } \\ \text { Mode 1 } \\ \text { Group B } \\ \text { Mode 0 } \end{array}\right.} \end{aligned}$ | 010H | PAO | $\overline{\text { DATA1 }}$ | OUT | Data output to Centronics I/F (negative polarity). <br> Null codes are hex FF. | Input <br> mode <br> (FFH) | Output |
|  |  | PA1 | DATA2 |  |  |  |  |
|  |  | PA2 | $\overline{\text { DATA3 }}$ |  |  |  |  |
|  |  | PA3 | $\overline{\text { DATA4 }}$ |  |  |  |  |
|  |  | PA4 | DATA5 |  |  |  |  |
|  |  | PA5 | $\overline{\text { DATA6 }}$ |  |  |  |  |
|  |  | PA6 | $\overline{\text { DATA7 }}$ |  |  |  |  |
|  |  | PA7 | $\overline{\text { DATA8 }}$ |  |  |  |  |
|  | 011H | PBO | $\overline{\text { BUSY }}$ | IN | Centronics I/F busy (busy if zero.) <br> Centronics $1 / F$. <br> Centronics I/F select signal (selects il one.) <br> $\left.\begin{array}{l}\text { Data bit from keyboard } \\ \text { Output requested from keyboard }\end{array}\right\}$ Key <br> $\left.\begin{array}{l}\text { Carrier sense } \\ \text { Called signal }\end{array}\right\}$ for synchronous mode <br> MFD motor on status input | Mode input | Mode input |
|  |  | PB1 | $\overline{\text { PE }}$ |  |  |  |  |
|  |  | PB2 | PDTR |  |  |  |  |
|  |  | PB3 | DK |  |  |  |  |
|  |  | PB4 | SRK |  |  |  |  |
|  |  | PB5 | $\overline{C D}$ |  |  |  |  |
|  |  | PB6 | CT |  |  |  |  |
|  |  | PB7 | MOTOR ON |  |  |  |  |
|  | $\begin{gathered} 012 \mathrm{H} \\ (013 \mathrm{H}) \end{gathered}$ | PC0 | DC | OUT | $\left.\begin{array}{l}\text { Data bit to keyboard } \\ \text { Strobe to keyboard }\end{array}\right\}$ <br> BSC external clock (BSC if High) <br> Interrupt by ACK input to Centronics I/F, <br> Centronics I/F $\overline{\text { STROBE output (V) }}$ <br> Centronics I/F $\overline{\mathrm{ACK}}$ input <br> Not used. | Input mode (FFH) | 1 |
|  |  | PC1 | STC | OUT |  |  | 0 |
|  |  | PC2 | $\overline{\text { EXCLK EN }}$ | OUT |  |  | 0 |
|  |  | PC3 | IR-PRT | OUT |  |  | 0 |
|  |  | PCA |  |  |  |  | 0 |
|  |  | PC5 | STROBE | OUT |  |  | 1 |
|  |  | PC6 | $\overline{\text { ACK }}$ | IN |  |  | $x$ |
|  |  | PC7 |  | OUT |  |  | $x$ |

NOTES:

1) Group $A$ is used in Mode 1 .
2) Group B is used in Mode $\mathbf{0}$.
3) The desired bit of hhe output to Group $C$ may be set or reset using the control register $(013 \mathrm{H})$.
4) The bit PC6 is an interrupt enable flag (INTE), and is set or reset by the CPU.
5) While the $\overline{A C K}$ may be read by PC3, is needs not be read as its status is known to the CP $U$ via the PIC.

Table 2-2b

| DEVICE | ADD | BIT | SIGNAL NAME | 1/0 |  | AFTER P/O | INITIAL DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AY-3-8912 <br> (Sound IC) | 230 H |  |  | OUT | Drive motor on signal (on if Low.) <br> Area ( $\mathrm{A} 0000 \mathrm{H} \sim$ BFFFFH) bank select signal | Input <br> mode <br> (FFH) | 0000100 |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | 10A4 | MOTOR ON |  |  |  |  |
|  |  | IOA5 | MAO |  |  |  |  |
|  |  | 10A6 | MA1 |  |  |  |  |
|  |  | 10A7 | . MA2 |  |  |  |  |
| PORT-A <br> (LS541) | 060H | IDO | High Den | IN | RESET switch inpui (on if zero) - MFD selectionSW1 | Input mode | Input mode |
|  |  | ID1 | RSTSW |  |  |  |  |
|  |  | 1D2 | DIP SWI |  |  |  |  |
|  |  | ID3 | DIP SW2 |  | SW2 |  |  |
|  |  | ID4 | DIP SW3 |  | SW3 <br> (see next page) |  |  |
|  |  | ID5 | DIP SW4 |  | SW4 |  |  |
|  |  | ID6 | DIP SW5 |  | SW5 |  |  |
|  |  | 107 | DIP SW6 |  | SW6 |  |  |

(1) When accessing the $1 / O$ port of the AY-3-8912 sound IC), load I/O register address into 231 H , then write the I/O data to 230 H .
(2) When initializing the IOA port, write the data to be output (described above), then place the port in the output mode. This is needed to maintain the SEL and MOTOR ON signals inactive during initialization.
*I/O address area shown in the table below may differ between the MZ-5500 and the MZ-5600.

Table 2-3a MZ-5500.

| DEVICE | ADD | BIT | SIGNAL NAME | 1/0 |  | AFTER P/O | INITIAL DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORT.C <br> (LS175) | 070H | 100 | $\bar{W} \overline{R C T}$ | OUT | Dedicated casselte Write signal (No use) <br> Dedicated cassette Motor signal (No use) <br> FDC Reset signal (reset when one.) | Indelinite |  |
|  |  | 101 | MOTOR |  |  |  |  |
|  |  | 102 | $\bigcirc$ |  |  |  |  |
|  |  | 103 | FDCRST |  |  |  |  |
| $\begin{aligned} & \text { POHT.B } \\ & \text { (LS125) } \end{aligned}$ | 270 H | 100 | $\overline{\mathrm{R}} \overline{\mathrm{D}} \overline{C T}$ | IN | Dedicated cassette Read signal (No use) <br> Dedicated cassette Sense signal (No use) <br> (0: SW OFF, 1: SW ON and CPU) <br> $\left.\begin{array}{l}\text { SW7 } \\ \text { SW8 }\end{array}\right\}$ System DIP Switches (See page.) | Input mode |  |
|  |  | 101 | SEINSE |  |  |  |  |
|  |  | ID2 | DIP SW7 |  |  |  |  |
|  |  | 103 | DIP SW8 |  |  |  |  |

Table 2-3b MZ-5600

| DEVICE | ADD | BIT | Signal name | 1/0 |  | After power on | Initialize |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORTC <br> (LS74) | 070 H | IDO | $\xrightarrow{ }$ | OUT | MFD * $1 \mathrm{M} / 640 \mathrm{~K}$ alternate signal FDC reset signal (reset with " 1 ") | - Don't care |  |
|  |  | ID1 |  |  |  |  |  |
|  |  | ID2 | High Den |  |  |  |  |
|  |  | ID3 | FDCRST |  |  |  |  |
| PORT-B(L8367) | 270 H | IDO | - | IN | $\begin{aligned} & \left.\begin{array}{l} 1 " 0^{\prime \prime}-\text { SW OFF " } 1 "-\text { SW,ON \& CPU) } \\ \text { SW7 } \\ \text { SW8 } \end{array}\right\} \quad \text { SYstem DIP SW (See separate page) } \end{aligned}$ | Input mode |  |
|  |  | 101 | - |  |  |  |  |
|  |  | ID2 | DIP SW7 |  |  |  |  |
|  |  | ID3 | DIP SW8 |  |  |  |  |

Table 2-4-a System dip switch definition (MZ-5500)

| Switch No. | OFF |  |  |  | ON |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | 400 raster (1 D 10,11) CRT |  |  |  | 200-raster CRT |
| SW2 | Normal mode |  |  |  | Selfcheck mode |
| $\int_{\text {SW5 }}^{\text {SW3 }}$ | SW3 | SW4 | SW5 |  |  |
|  | 0 | 0 | 0 | Standard MFD drive (54B) DT/DD, 1F02,07,09 MZ-80BF <br> Reserved |  |
|  | 1 | 0 | 0 |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  | SW6 | 8086 operated |  | 8087 operated |  |
|  | SW7 | Open to user |  |  |  |
|  | SW8 |  |  |  |  |  |  |

Table 2-4-b System dip switch definition (MZ-5600)

| , |  | Description | Factory setup |  |  | Description | Factory setup |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | OFF | High resolution <br> display (400 <br> rasters) used | OFF | SW5 | OFF | 8 MHz CPU clock | OFF ${ }^{\text {' }}$ |
|  | ON | Medium resolution <br> display (200 <br> rasters) used |  |  | ON | 5 MHz CPU clock |  |
| SW2 | OFF | Normally OFF |  | SW6 | OFF | 8087 numerical <br> processor not <br> used |  |
|  | ON | Selfcheck mode* |  |  | ON | 8087 numerical processor used |  |
| SW3 |  | Fixed to ON | ON | SW7 |  |  |  |
| SW4 |  | Fixed to OFF | OFF | SW8 |  |  |  |

System switches of the $M Z-5500 / 5600$ are assigned to functions shown in Tables 2-3-a and 2-3-b. As these switches are assigned to bit, ID2 - ID7 of the $1 / 0$ address 60 H for all models, they are sensed by the IPL at power on.
3. Interrupt circuit

3-1. Interrupt circuit
i) Circuit description

Two chips of 8259 A PIC are used for the MZ-5500/5600 series, and, their circuits are shown below.
A high on the interrupt request line of the 8259A Interrupt Controller applies an interrupt to device. As the state of the mask and priority of the interrupt input is interrogated, the INT signal is issued to CPU. Because the INTR line of the CPU is asynchronous, an interrupt request can be accepted at any time unless it has been prohibited by the software. When the CPU receives the interrupt, $\overline{\mathrm{INTA}}$ is returned via the 8288 Bus Controller. To which the 8259A forces the data bus high impedance. As the second INTA is sent from the CPU via the 8288 , an 8 -bit vector is sent on the data bus.


Legend: The $\nabla$ mark represents the $6.8 \mathrm{k} \Omega$ pullup resistor.
Timings


Fig. 3-1 Interrupt circuit diagram and timings
ii) NMI (Non-Maskable Interrupt)

With the MZ-5500/5600 series, NMI to the 8086 CPU is used for the following two purposes:
(1) System reset

The 8086 does not have the function to send the dynamic RAM refresh signal as with the $\mathrm{Z}-80$. Whereas, DREQ is issued in the prescribed period from the CTC DMA read the dynamic RAM to refresh it. If the system is reset hardware-wise, refresh is suspended for a certain period which may possibly destruct the memory contents. Therefore, the system will be re-initialized with NMI by the software, instead of reset.
(2) Timeout monitor

Since the MZ-5500/5600 is normally a non-ready system, accessing the memory or $I / O$ area from which no ready signal is returned due to a software bug, it makes the CPU stopped in appearance. So, the timeout monitor circuit is provided by which the ready signal is forced to return unless the ready signal was not returned within the predetermined time and NMI is issued to the CPU at the same time to inform a timeout error.

## $3-2$. Handling of user interrupt

i) Hardware

As there are several interrupt signals used for the MZ-5500/5600 expansion slots, only the IR-26 is open for user's use. The user must pay attention. to the following conditions when designing the interrupt circuit.
${ }^{\circ}$ Since the 8259 A applies the interrupt to the CPU upon detection of high state of interrupt request, the interrupt request signal has to be retained until the CPU acknowledges it. Therefore, it is necessary to use the device that can clear the interrupt request by a software command or the hardware that may clear it via the $I / O$ port.
 at the beginning of the interrupt processing routine.

Force the port low level at the beginning of the interrupt processing routine.
ii) Software

The following programming is required in order to perform interrupt processing using the machine language.
Main routine
${ }^{\circ}$ Set to the top address of the
interrupt processing routine
${ }^{\circ} \mathrm{C}$ ear the 8259 A mask.
${ }^{\circ}$ (Execute the STI command)
${ }^{\circ}$ For the $M Z-5500 / 5600$, the following modes are assigned to the 8259A PIC.
-Level trigger mode
-8086 mode
-Normal EOI mode
-Free nested mode

Interrupt routine programming mode
(1) Interrupt address designation The top address of the interrupt processing routine must be assigned at the start of the main routine.
As shown in the figure right, the top address of each interrupt routine can be set in sequence from "segment 0 : offset: $100 \mathrm{H}^{\prime \prime}$. The top address of the interrupt routine for the IR-26 must be written in 14 th address.
Segment 0:
Offset $100 \mathrm{H}+4^{*} 14$

(2) PIC mask register clear

Since the IR-26 has been masked initially, it does not permit to accept the interrupt unless the mask register is cleared.

```
PIC mask register I/O address: Master PIC...32H
                                    Slave PIC....42H
```

The IR-26 should be programmed as follows;

IN AL, 42H
AND AL, OBFH
OUT $42 \mathrm{H}, \mathrm{AL}$
(3) EOI generation

At the termination of the interrupt routine, there is a need of informing the end of the interrupt processing to the PIC.

MOV AL, 20H
OUT $40 \mathrm{H}, \mathrm{AL}$
OUT 30H, AL
IRET

Example:

|  | CSEG |  |  |
| :---: | :---: | :---: | :---: |
|  | ORG | 100H |  |
|  | ; |  |  |
|  | XOR | BX, BX | Programming the |
|  | MOV | BS, BX | interrupt address |
|  | MOV | BX, $100 \mathrm{H}+4 * 14$ |  |
|  | MOV | AX, OFFSET_INT26 |  |
|  | MOV | [BX], AX |  |
|  | INC | BX |  |
|  | INC | BX |  |
|  | MOV | [BX], CS | , |
|  | ; |  |  |
|  | PUSH | Cs | Assign the 8080 model |
|  |  | DS |  |
|  | CLI |  |  |
|  | IN | AL, 42H | Clear the mask register |
|  | AND | AL, OBFH |  |
|  | out | 42H, AL |  |
|  | STI |  |  |
|  | : |  |  |
|  | ; |  | Interrupt enabled |
| INT26: | MOV |  | Interrupt acknowled |
|  | OUT | DX, AL |  |
|  |  |  |  |
|  | move | AL, 20 H | 7 EOI generated |
|  | out | $40 \mathrm{H}, \mathrm{AL}$ |  |
|  | out | 30H, AL |  |
|  | IRET |  |  |

3-3. System interrupt (IR-25) specification
The $M Z-5500 / 5600$ expansion slots have several interrupt request input lines, and the $I R-25$ is used for system expansion. As it supports multiple interrupts of eight levels, attention must be paid to the following points when designing the interrupt circuit.
i) Hardware

Since the 8259A Interrupt Controller issues the interrupt to the CPU with a high state of an interrupt request input (low on the $1 / 0$ slot), the inter rupt request signal has to be retained until the CPU recognizes the interrupt. Therefore, there is a need of using the device that can clear the interrupt request by the software or the software that clears it on the $1 / 0$ port. As As the IR-25 interrogates multiple interrupt by a software polling, it is so designed as to detect the device with the interrupt request on the $1 / 0$ port.
a) When the interrupt clear and port output functions are hardware comprised.

b) When using the device that has the interrupt clear function.

c) When using the device that has the interrupt clear function and the internal register interrupt request flag sensing function.

ii) Software

The following procedure is required when interrupt is processed using the machine language.

Main routine
Interrupt processing routine
'Wait for the top address of the old interrupt processing routine

- Set to the top address of the interrupt processing routine
- Clear the 8259 A mask
- Set to the top address of the old interrupt processing routine


For the MZ-5500/5600, the following modes are assigned to the 8259A PIC. For more details, refer to the 8259 A specification sheet.
${ }^{\circ}$ Level trigger mode


Interrupt routine programming mode
(1) Interrupt address designation

The top address of the interrupt processing routine must be assigned at the start of the main routine. As shown in the figure right, the top address of each interrupt routine can be set in sequence from "segment 0: offset: $100 \mathrm{H}^{\prime \prime}$. The top address of the interrupt routine for the IR -25 must be written in 13th address.
Segment 0: Offset $100 \mathrm{H}+4 * 13$
Before writing the address, be sure to save the address previously written.
(2) PIC mask register clear

Since the IR-25 has been masked initially, it does not permit to accept the interrupt unless the mask register is cleared.

PIC mask register $1 / 0$ address: Master PIC...32H
Slave PIC. . . 42 H

The IR-25 should be programed as follows;

IN AL, 42H
AND AL, ODFH
OUT 42 H , AL
(3) EOI generation

At the termination of the interrupt routine, there is a need of informing the end of the interrupt processing to the PIC.

MOV AL, 20H
OUT $40 \mathrm{H}, \mathrm{AL}$
OUT $30 \mathrm{H}, \mathrm{AL}$
IRET

Programming example (for the circuit example-):

| - CSEG |  |  |  |
| :---: | :---: | :---: | :---: |
|  | ORG | 100 H |  |
|  | CLI |  |  |
|  | XOR | AX, AX | Saving and setting interrupt address |
|  | MOV | DS, AX |  |
|  | MOV | BX, $100 \mathrm{H}+4 * 13$ |  |
|  | MOV | AX, [BX] |  |
|  | MOV | $C S=I N T A D R, ~ A X ~$ |  |
|  | MOV | AX, OFFSET INT25 |  |
| - | MOV | [BX], AX |  |
|  | ADD | $B X, 2$ |  |
|  | MOV | AX, [BX] |  |
|  | MOV | CS: INTADR+2, AX |  |
|  | MOV | AX, CS |  |
|  | MOV | [BX], AX |  |
| * | ; |  |  |
|  | PUSH | CS | 8080 mode 1 |
|  | POP' | DS |  |
|  | ; |  |  |
|  | IN | AI., 42H | Clear the mask register |
|  | AND | AL, ODFH |  |
|  | OUT | $42 \mathrm{H}, \mathrm{AL}$ |  |
|  | STI |  |  |
|  | , |  |  |
|  | ; |  | Interrupt enabled |
| INTADR | DB | $0,0,0,0$ |  |
|  | - |  |  |
| INT25: | PUSH | AX | Interrogate interrupt |
|  | PUSH | DX |  |
|  | MOV | DX, 1COH |  |
|  | IN | AX, DX |  |
|  | AND | AX, 1 |  |
|  | JNZ | INTA |  |
|  | POP | DX |  |
|  | POP | AX |  |
| , | JMPF | $C S=I N T A D R$ | To next level interrupt |
| INTA: | OUT | DX, AX Interrupt | Interrupt acknowledge |
|  | ' |  | ssing |
|  | MOV | AL, 20H | EOI generated and return |
|  | OUT | $40 \mathrm{H}, \mathrm{AL}$ |  |
|  | OUT | 30H, AL |  |
|  | POP | DX |  |
|  | POP | AX |  |
|  | IRET |  |  |

i) Hardware

One chip of the $Z-80 \Lambda$ CTC is used for the software timer of the MZ-5500 and it has four channels. For the MZ-5600, two chips of the Z-80A CTC which have eight channels are used.
Each channel has the specification as shown in Table 4-1. Channels, 4 to 7 , however, are the specification applicable for the MZ-5600 only.
Fig. $4-1$ shows the block diagram of the MZ-5600 software timer. The CTC controlling channels, 4 to 7 , must be omitted from the figure for the MZ-5500. A timing control circuit is added to control the $\mathrm{Z}-80 \mathrm{~A} C T C \mathrm{I} / 0$ read, write, interrupt acknowledge, and interrupt return cycles by the 8086 CPU. Input of " $0 E D H$ " and " $04 \mathrm{DH}^{\prime}$ to the $I / 0$ port ( 260 H ) for the interrupt acknowledge cycle and the interrupt return cycle correspond to "RETI" of the $\mathrm{Z}-80 \mathrm{CPU}$.
A different CTC timing control circuit is provided for the $M Z-5500$ and the $M Z-5600$, and it has 3 waits for the $I / O$ accessing timing of the $\mathrm{MZ}-5500$ and 15 waits for the $\mathrm{MZ}-5600$.


Fig.4-1 B1ock diagram

Table 4--1 Channe1 specification

| Ch | $1 / 0 \mathrm{adr}$ | Mode | Prescale | Int | Time constant, etc. |  | Mode1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 210 H | Timer | 1/16 | x | 2 | Refresh timer $158 / 2 \mathrm{~ms}$ | $\begin{aligned} & 5500 / \\ & 5600 \end{aligned}$ |
| 1 | 211 H | 4 | $\uparrow$ | x | 1 $9600 \mathrm{~b} / \mathrm{s}$ <br> 2 $4800 \mathrm{~b} / \mathrm{s}$ <br> 4 $2400 \mathrm{~b} / \mathrm{s}$ <br> 8 $1200 \mathrm{~b} / \mathrm{s}$ | $\begin{aligned} & \text { RS232C } \\ & \text { Ch A } \\ & \text { Tx, Rx } \end{aligned}$ |  |
| 2 | 212H | $\uparrow$ | 4 | x | $\begin{array}{ll} 16 & 600 \mathrm{~b} / \mathrm{s} \\ 32 & 300 \mathrm{~b} / \mathrm{s} \\ 64 & 150 \mathrm{~b} / \mathrm{s} \\ 87 & 110 \mathrm{~b} / \mathrm{s} \end{array}$ | $\begin{aligned} & \text { RS232C } \\ & \text { Ch B } \\ & \text { Tx, Rx } \end{aligned}$ |  |
| 3 | 21311 | Counter |  | 0 | $0.832 \mathrm{~ms}-213 \mathrm{~ms}$ | System timer |  |
| 4 | 214H | 4 | $\bigcirc$ | 0 | $0.052 \mathrm{~ms}-13.313 \mathrm{~ms}$ | Reserved | $\begin{aligned} & 5600 \\ & \text { on1y } \end{aligned}$ |
| 5 | 215H | 4 | - | 0 | $0.832 \mathrm{~ms}-213 \mathrm{~ms}$ | Reserved |  |
| 6 | 216H | $\uparrow$ |  | 0 | $0.832 \mathrm{~ms}-213 \mathrm{~ms}$ | Reserved |  |
| 7 | 217H | 4 | - | 0 | $3.328 \mathrm{~ms}-852 \mathrm{~ms}$ | Reserved |  |

ii) Interrupt processing

If the CPU is the $\mathrm{Z}-80 \mathrm{~A}$, the $2-80 \mathrm{~A}$ CTC automatically executes the interrupt acknowledge cycle and the interrupt return cycle by its hardware. But, in the case of the $M Z-5600$, there is a need of executing the interrupt processing routine by the software. Besides, as the 8259 A manages the interrupt of the $\mathrm{MZ}-5500 / 5600$, the interrupt terminate command (EOI) must be issued to the 8259A, when it is possible to accept an interrupt of a higher priority at the end of the interrupt processing routine. The following describes the operational flow.

iii) Checking interrupt channel (MZ-5600 only)

The $2-80 \mathrm{~A}$ CTC sends out the interrupt vector in the interrupt acknowledge cycle. Since the vector is set in the AL register when the MZ-5600 executes the dummy interrupt acknowledge cycle, the channel can be known from the state of the register. Because the vector " $0 H$ " has been set in the CTC-1, the vector " $08 \mathrm{H}^{\prime}$ " must be set in the CTC-2.

| Ch | Vector |
| :--- | :--- |
| 3 | 06 H |
| 4 | 08 H |
| 5 | 0 AH |
| 6 | 0 CH |
| 7 | 0 EH |

iv) Interrupt cycle computing method and time factor setup The software timer interrupt cycle must be obtained with the following formula.

$$
t=K \times T / 19200
$$

Where, $t$ : Interrupt cycle [s]
T: Time factor...Value set in the CTC
0 must be handled as 256 .
K: Constant dependent on the channel
Ch 3: 16
Ch 4: 1
Ch 5: 16
Ch 6: 16
Ch 7: 64

Since the channel 3 is already used by the system, channe1s, 4 to 7 , must be used.

Ex: To generate interrupt at every 10 ms on the channel 6 .
Time constant (T) : $10 \times 10^{-3} \times 19200 / 16=12$

MOV DX, 216 H
MOV AL, OC5H
OUT DX, AL
MOV AL, 12
OUT DX, AL

To disable interrupt to the channel 6 .

MOV DX, 216 H
MOV AL, 41H
OUT DX, AL

NOTE:
Range of the time factor set in the CTC is as follows:

```
0 to 255 ("0" signifies "256")
```

5. Expansion slot

5-1. MZ-5500/5600 expansion slot (MZ-1U05)
The figure below shows the condition when the MZ-1U05 Expansion Slot is installed to the MZ-5500/5600 series.


Board inserted in the slot
Since all signal lines are arrangement common for all slots, it is possible to insert the board in any slot, with exception for the HD interface board which should be inserted in the slot-1 or slot-3. In this event, the guide tab between the slot-1 and slot-3 must be removed.

Slot signal line interface
I/O signal lines of the board to be inserted in the slot must be treated as follows:

*See the hardware information for terminal arrangement and board size.

Current limit for slot (MZ-5500 series)

|  | VCC $(+5 \mathrm{~V})$ | VDD $(+12 \mathrm{~V})$ | VGG $(-12 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- |
| Per siot | 500 mA | 50 mA | 10 mA |

5-2. Expansion signal description (common for the MZ-5500 and MZ-5600)

| Signal name | In/Out | Function |
| :---: | :---: | :---: |
| A0-A19 | Out | ${ }^{\circ}$ Memory, $I / 0$ address signal which represents: <br> $\overline{\mathrm{IO} \overline{A C C}}=1$ : Memory address <br> $\overline{I O A C C}=0: 1 / 0$ address <br> ${ }^{\circ}$ AO functions the same as $\overline{\mathrm{BHE}}$ for low order byte (D0-D7) of the data bus. <br> ${ }^{\circ}$ Pay attention to it that an invalid address may be issued at a time when addressing signal changes. |
| D0-D15 | In/Out | ${ }^{\circ}$ A 16 -bit data signal which is used for transfer between the CPU and the memory or the $I / O$, or, data transfer between the memory and the I/O during DMA. |
| $\overline{\text { MRDC }}$ | Out | ${ }^{\circ}$ Memory read signal. |
| $\overline{M W T C}, \overline{A M W C}$ | Out | ${ }^{\circ}$ Memory write signal. <br> ${ }^{\circ}$ The $\overline{M W T C}$ signal is shorter by one CPU clock than the $\overline{A M W C}$ signal, and the write data is established at a high to low transition of the signal. <br> ${ }^{\circ}$ During DMA, these two signals are issued at the same timing. |
| $\overline{\mathrm{IOR}} \overline{\mathrm{C}}$ | Out | ${ }^{\circ} \mathrm{I} / 0$ read signal. |
| $\overline{\overline{O W W C}}, \overline{\mathrm{AIOWC}}$ | Out | ${ }^{\circ} \mathrm{I} / 0$ write signal. <br> ${ }^{\circ}$ The $\overline{I O W C}$ signal is shorter by one CPU clock than the $\overline{A I O W C}$ signal, and the write data is established at a high to low transition of the signalf <br> ${ }^{\circ}$ During DMA, these two signals are issued at the same timing. |
| $\overline{\text { INTA }}$ | Out | ${ }^{\circ}$ Interrupt acknowledge signal. from the CPU. |
| $\overline{\bar{I} \bar{A} \overline{\mathrm{C}} \mathrm{C}}$ | Out | ${ }^{\circ}$ The signal used to indicate that the CPU is accessing the $1 / 0$. The memory decoder must be enabled with $\overline{1 O A C C}=1$ and the $I / 0$ decoder must be enabled with $\overline{\mathrm{IOACC}}=0$. |
| MA0-MA2 | Out | ${ }^{\circ}$ Bank select signal for the memory address, A0000H-BFFFFH. Each bank is used in the following manner: |
|  |  | $\begin{array}{\|l\|l\|l} \hline \text { MAO } & \text { MAI } & \text { MA2 } \\ \hline \end{array}$ |
|  |  | 1 l |
|  |  | 08010180 Not used |
|  |  | 1 l |
|  |  | 0080818 Not used |
|  |  | 1 l |
|  |  | 0 1 0 Not used |
|  |  | 1 l |
|  |  | 0 0 0 Not used |
| $\overline{\text { XACK }}$ | In | ${ }^{\circ}$ Ready signal returned from the device which is mapped on the $\overline{\mathrm{XACK}}$ area of the memory map and $1 / 0$ map. ${ }^{\circ}$ Must be driven by the open collector to perform wired-OR. |


| Signal name | In/Out | Function |
| :---: | :---: | :---: |
| $\overline{\overline{T R}-22-\overline{I R}-26}$ | In | ${ }^{\circ}$ Interrupt request input from the device on the $1 / 0$ slot. |
|  |  | IR-22 For HD interface |
|  |  | IR-23 For SFD interface |
|  |  | 1R-24 Not used |
|  |  | IR-25 Not used |
|  |  | IR-26 For user's use |
| $\overline{\text { DACK2 }}$ | Out |  |
| $\overline{\text { DREQO, }} \overline{\text { DREQ }} 3$ | In | ${ }^{\circ}$ DMA transfer request and acknowledge signal. |
| $\overline{\text { DACKO }}$, $\overline{\text { DACK }}$ | Out | ${ }^{\circ}$ DMA transfer request and acknowledge signal. <br> ${ }^{\circ}$ Channe 10 for the hard disk and the channel 3 for the standard floppy disk. |
| $\frac{\text { CLK86, CL4M }}{\mathrm{OSC}}$ | Out | ${ }^{\circ}$ CLK86 is the CPU clock which is 4.9152 MHz with the $\mathrm{MZ}-5500$ and 8 MHz when the system switch-5 is set off and 4.9152 MHz when the switch-5 is set on with the M2-5600. It is a narrow high period clock of $1 / 3$ duty ${ }^{\circ}$ CLK4M is 4 MII and $\overline{\mathrm{OSC}}$ is 14.7456 MHz clock. |
| RESET | Out | ${ }^{\circ}$ The signal is forced low while the front panel RESET switch is kept depressed. At the moment the switch is pushed, an NMI is issued to the CPU. |
| $\overline{\text { RSTSW }}$ | Out |  |

*See the next page for the timing chart.

5-3. I/0 address setup
When an $I / O$ port is to be expanded on the expansion slot by the user, the port address must be set as in the table below in reference to the specification such as accessing time of the device to be used.

| Access time from IORC (tACC) | Port address |
| :--- | :--- |
| tACC $\leq 300 \mathrm{~ns}$ | $180 \mathrm{H}-1 \mathrm{BFH}$ |
| $300 \mathrm{~ns}<\mathrm{tACC} \leq 550 \mathrm{~ns}$ | $300 \mathrm{H}-33 \mathrm{FH}$ |
| $550 \mathrm{~ns}<\mathrm{tACC} \leq 100 \mu \mathrm{~s}$ | $3 \mathrm{COH}-3 \mathrm{FFH}$ |

*Because the access time shown in the table is just for reference, it will need more stydy before the actual designing.

## 5-4. I/0 slot timings

1) $\mathrm{I} / \mathrm{O}$ read, $8 \mathrm{MHz}, 1$ wait ( $\mathrm{I} / \mathrm{O}$ address: $180 \mathrm{H}-1 \mathrm{BOH}$ )

2) $1 / 0$ read, $8 \mathrm{MHz}, 3$ waits ( $\mathrm{I} / \mathrm{O}$ address: $300 \mathrm{H}-33 \mathrm{FH}$ )

3) $1 / 0$ read, 8 MHz , $\overline{\mathrm{XACK}}$ ( $\mathrm{I} / 0$ address: $3 \mathrm{COH}-3 \mathrm{FFH}$ )

4) $\mathrm{I} / 0$ write, $8 \mathrm{MHz}, 1$ wait (I/O address: $180 \mathrm{H}-1 \mathrm{BOH}$ )

5) $I / 0$ write, $8 \mathrm{MHz}, 3$ waits (I/0 address: $300 \mathrm{H}-33 \mathrm{FH}$ )

6) I/O write, $8 \mathrm{MHz}, \overline{\mathrm{XACK}}$ (I/O address: $3 \mathrm{COH}-3 \mathrm{FFH}$ )


5-5. I/O port interfacing examples (user's job)
(1) 16-bit input port (I/O address: 180 H )


Machine language programming example:

```
*}\mathrm{ Word input
    MOV DX, 180H
    IN AX, DX
}\mp@subsup{}{}{\circ}\mathrm{ Low order byte input
    MOV DX, 180H
    IN AL, DX
*}\mathrm{ %igh order byte input
    MOV DX, 181H
    IN AL, DX
```

(2) 16-bit output port (I/O address: 320 H )
${ }^{\circ}$ When only word write is done

${ }^{\circ}$ Word output MOV DX, 180 H

OUT DX, AX
${ }^{\circ}$ Insignificant data will be stored in the other byte when the byte write is done.
(3) When the high order and low order bytes are written independently


6-1. DMA control with MZ-5500/5600
A different bus privilege acquiring method is used for the 8086 maximum mode and minimum mode. In the minimum mode, the use of the bus is requested with HOLD by the peripheral unit, and granted with HLDA by the 8086 . In the maximum mode, the peripheral unit first sends the bus request pulse $\overline{R Q}$ to the $\overline{R Q} / \overline{G T}$ line, to which the 8086 sends the $\overline{G T}$ pulse on the same line to grant the request. When the bus has been released from the use, the peripheral unit sends a release pulse on the same line.
With the MZ-5500/5600, the DMAC is used for data transfer between the disk and the memory and for DRAM refreshing. The hold request sequence of the $8237 \mathrm{~A}(* 2)$ is suitable for the minimum mode of the 8086 . But it has to be converted into HOLD and HLDA of the 8237 A since the 8086 must be operated in the maximum mode in order to interface with the 8087 Coprocessor. As this conversion circuit is rather complicated, the conversion is done in the following manet. When receiving HOLD from the 8237A, the 8086 recognizes it at the end of the bus access cycle or in the idle cycle, and returns IILDA. Simultaneously, it is put into the non-ready condition and separated from the wywtem bus, during which time the 8237A executes DMA transfer, and, upon completion, releases HOLD. In this manner, the 8237 A deprives the CPU of the bus for six clocks. If the CPU goes into the bus cycle after receiving HOLD, waits are inserted for six clocks at the maximum, and accessing is continued thereafter as if nothing happened.

As four channels are provided for the 8237 A ; channel 1 for the MFD, channel 2 for the RAM refresh, and channels, 0 and 3, for the J/0 slot (expansion slot), it is expected to use the channel 0 for exclusive use of the hard disk and the channel 3 for other device. Discussion will be provided separately in regard to the channel 3.
Although there are several modes for the DMA transfer with the 8237 A , the single transfer mode must be used in order to assure proper refreshing.

6-2. Operational theory
The 8237A Programmable DMA Controller has four independent DMA channels. The channel 1 is for the standard MFD interface in which the DREQ delay circuit is provided to meet the specification from DREQ to $\overline{\mathrm{OORD}}$ of the FDC(*3). The channel 2 is for refresh of the system RAM which is refreshed as the CTC reads DRAM by means of a request at every 13 microseconds.

(*1): DMA
It is a short words for Direct Memory Access which the memory is read, written, and refreshed without intervention of the CPU.
(*2): 8237A
It is the DMA controller which has four independent channels.
(*3): FDC
It is a short words for Floppy Disk Controller.


Fig.6-1 DMA circuit block diagram

${ }^{\circ}$ Since some of signal names differs between the MZ-5500 and MZ-5600, the signal name given parenthesized is for the MZ-5500.
${ }^{\circ}$ The CPU clock CLK86 and the DMA clock CLK37 are completely async clocks.

## Fig.6-2 DMA timing

Upón receiving of DREQ from a channel, the DMAC issues the hold request signal (HRQ) to the CPU. As the HOLD conversion circuit receives this signal, it makes the CPU in the non-ready state and the system bus is released. At the same time, the hold acknowledge signal. (HLDA) and the DMA enable signal (DMAE) are returned to the DMAC to perform the DMA transfer. The 8237. DMAC cbntrols DMA transfer of any 16 -bit area ( 64 KB ) represented by address signals, A0 - A7, and A8 - A15 which latch DB0 - DB7 with ADSTB at the beginning of the DMA transfer. Also, 1D4-7 latch signals of I/O (50H) are used as Al6 - Al9 in order to cover up the $1 M B$ memory address space of the 8086 CPU .
The DMAC goes ready with the DMA transferred memory ready signal, but the ready signal returned with 0 wait is automatically attached with I wait. However, it is 0 wait at all time during refreshing.
$6-3$. Use of DMA channel 3
For the MZ-5500/5600 series, four DMA channels are provided standard. Since the channels 1 and 2 are already used by the machine, channels 0 and 3 are open for the $I / O$ slot. However, the channel 0 is used for the hard disk interface and the channel 3 is reserved for the standard floppy disk interface.
The channel 3, however, permits multiple-DMA up to eight levels (Table below). Attention must be paid to the following conditions when performing direct data transfer with the main memory by means of DMA.


1) Hardware
(1) Channel 3 H is used for the DMA channel.
(2) Only byte transfer mode is applicable for the DMA transfer.
(3) $\overline{\mathrm{DREQ} 3}$ (channel 3 DM request) must be outputted by the open collector as it is wired-OR.
(4) Provide an output port to the bit 7 of the $1 / 0$ address $0 A E H$ to permit input through the bit 7 of the I/O address 0AFH.
(5) $\overline{\text { DREQ3 }}$ and $\overline{\text { DECK }}$ are gated by the above output port.
(6) $\overline{\text { DREQ3 }}$ must be maintained active until $\overline{\text { PACK }}$ is returned.
(7) System data bus, D8 - D15, must be pulled up with a proper resistance.
(8) Some means must be provided to know a DMA termination (interrupt, for instance).
ii) Software

- 

(1) Since the user DMA is not at all supported by the OS, the user program v must be developed by the assembler.
(2) Assign only the channe1 3 for the DMAC. Never reset and mask the channel 2 with the master clear command, for example.
(3) Before the DMA, send 80 H to the I/O address AEH to open the user DMA.
(4) 64 KB is the maximum that can be subjected to DMA at one time.
(5) Assign the single transfer mode for the DMA operation.

Circuit example
The analog waveform is converted into the digital signal via the $A / D$ converter, and data of 32 KB are transferred to the main memory area, $4,0000 \mathrm{H}$ to 47 FFFH at every 100 microseconds.


Fig. 1 Circuit example
${ }^{\circ}$ Software (in reference to the circuit example in the preceding page)

```
    CSEG
    ORG 100H
    MOV AL, 0
%OUT OAEH, AL
    MOV AL, 07H
    OUT OAH, AL
    MOV AL, 40H ;Only high order
    OUT 50H, AL ;4 bits are valid
    OUT 0CH, AL
    MOV AL, O
    OUT 06H, AL
    OUT 06H, AL
    MOV AL, OFFH
    OUT 07H, AL
    MOV AL, 7FH
    OUT 07H, AL
    MOV AL, 47H
    OUT OBH, AL
    MOV AL, 03H
    OUT OAH, AL
    MOV AL, 80H
    OUT OAEH, AL
L1: IN AL, 40H
AND AL, 40H
JZ6 Ll
MOV AL, O
OUT OAEH, O
XOR CX, CX
XOR DX, DX
INT 224
END
```


*1: $\overline{\mathrm{IR}-26}$ is used simply as an input port.
7. Mini-floppy disk interface

7-1. General description (MZ-5500)
Every MZ-5500 series personal computer is equipped with a 320 KB (formatted) mini-floppy disk interface which can control up to a maximum of four mini-floppy drive units. As there is a mini-floppy disk expansion interface connector on the back of the machine, it permits external installation of two more drives for the $M Z-5511$ that has one internal drive unit and the MZ-5521 that has two internal drive units. The MZ-5501 that has no internal drive unit permits expansion with the internal disk drive unit or four external drive unit.
Fig. 7-1 shows the block diagram of the mini-floppy disk circuit.


Fig.7-1 Mini-floppy disk interface block diagram
The recording surface of the mini-floppy disk is divided into forty tracks along the radius (Fig.7-2). Track number begins from 0 and ends at 39 on both sides and sector number are assigned from 1 to 16 on both sides. A specific point on the disk is represented with the track number and the sector number. It permits to record 256 bytes in one sector and read/write is possible in terms of sector.
Fig.7-2 also shows the soft sector. In the ID field is recorded the address (track, side, sector) of the sector. The information in this 1D field is used to read/write data. The ID field is created during formatting (initialization).


Fig.7-2 Disk and software sector example ?

The MFD drive unit has three major actions of write, read, and seek which are directly controlled by the $\mu$ PD7 65 Floppy Disk Controller (FDC) shown in Fig.7-1. As the side of disk (front or reverse side), track, sector, and command (write, read, seek) to the FDC are specified from the CPU by the software, the FDC automatically controls the MFD drive unit.
The 8237 DMAC is used to transfer read/write data between the FDC and the memory to perform fast DMA transfer. The following are required in order that the FDC reads from or writes to the disk.
(1) The DMA request signal (DRQ) is issued from the FDC to the DMAC and VFO/data separator (*1).
(2) As the DMAC receives DRQ, HRQ (request) is sent from the DMAC to the CPU.
(3) As the CPU receives HRQ, the bus line is opened, and HIDA is returned. To which the DMAC returns DACK to the FDC.
(4) Data are transferred between the memory and FDD via FDC under the bus control by the DMAC.

The ${ }_{n}$ receive circuit from the MFD drive to the FDC is simplified by the use of the SED 9420 VFO/Data Separator IC. As it internally incorporates the window clock (*2) by which the read data signal is fetched from the floppy disk drive which is then divided into the clock pulse and data pulse and the timer circuit. This controls the MFD motor stop signal. MFD drive select signal is sent out through the $I / O$ port which is incorporated in the AY-3-8912 Programmable Sound Generator (PSG).
*1): VFO *2): Window
Read data output from the MFD are composed of the data pulse and the clock pulse, and they must be separated from each other by the reliable data window, in order to obtain the data of a low error rate. It is the VFO circuit that is designed for that purpose. Read data input from the MFD delivered by the VFO is rearranged to the mid-point of the window, hefore being sent out as a data signal.


| Recording capacity (formatted) | $: 320 \mathrm{~KB}$ |
| :--- | :--- |
| Sectors | $: 16$ sectors/track |
| Tracks | $: 40$ tracks/side |
| Recording surface | $:$ Two sides |
| Track density (TPI) | $: 48$ |
| Recording density (BPI) | $: 5876$ (max) |
| Data transfer rate | $: 250 \mathrm{~KB} / \mathrm{s}$ |
| Recording method | $: M F M$ |
| Transfer method | $:$ MFM |
| Access time: | $: 93 \mathrm{~ms}$ |
| Average | $: 6 \mathrm{~ms}$ |
| Track to track | $: 15 \mathrm{~ms}$ |
| Settling | $:$ None (head load time $=0)$ |
| Head load mechanism |  |

## 7-2. MZ-5600 MFD ( 640 KB ) interface general description (MZ-5600)

Since the MZ-5600 series are equipped with a large capacity mini-floppy disk drive, the MFD interface for the MZ-5600 series is different from that for the MZ-5500 series in detail.

The MFD interface can control up to four units of the MFD drives and, in addition, the MZ-5600 has the expansion MFD interface connector on the back of the machine which permits expansion of two more units of the external MZ-1F13 mini-floppy disk drive options. The MZ-5631 permits internal expansion with the MZ-1F15 mini-floppy disk drive.
When using the 640 KB (2DD) disk on the $\mathrm{MZ}-5600$, it is possible to read from and write to the disk. However, when using the 320 KB disk, only reading is possible as it is designed to read the disk which has been created by other model of personal computers such as the MZ-5500. To read the 320 KB disk, "()" must be specified for the FD logical number. For more details, refer to the CP/M-86 and MS-DOS manuals.

In the case of the 640 KB mode, the disk recording surface is divided into 80 tracks along the radius of the disk as shown in Fig.7-3. Track numbers from 0 to 79 are provided for both sides of the disk, respectively. Sector numbers from 1 to 16 are assigned on each side. Track number and the sector number are used altogether to represent the specific disk location. 256 bytes of data can be stored in one sector, and read/write is permitted in terms of sector. Fig.7-3 indicates the soft sector. Sector address information (track, side, sector) is contained in the

$\frac{\text { Fig. 7-3 Disk and software }}{\text { example }(640 \mathrm{~KB})}$, 1D field which is searched for when reading or writing data. The ID field is created at the time of disk formatting (initialization).

Fig. 7-4 shows the block diagram of the MFD interface.
The MFD drive unit has three major actions of write, read, and seek which are directly controlled by the $\mu$ PD765 Floppy Disk Controller (FDC). As the side of disk (front or reverse side), track, sector, and command (write, read, seek) to the FDC are specified from the CPU by the software, the FDC. automatically control the MFD drive unit.
The 8237 DMAC is used to transfer read/write data between the FDC and the memóry to perform fast DMA transfer.


Fig.7-4 MFD interface block diagram
The following are required in order that the FDC reads from or writes to the disk.
(1) The DMA request signal (DRQ) is issued from the FDC to the DMAC and
(1) VFO/data separator (*1).
(2) As the DMAC receives DRQ, HRQ (request) is sent from the DMAC to the CPU .
(3) As the CPU receives HRQ, the bus line is opened, and HLDA is returned. To which the DMAC returns DACK to the FDC.
(4) Data are transferred between the memory and FDD via FDC under the bus control by the DMAC.

The receive circuit from the MFD drive to the FDC is simplified by the use of the HA16632AP VFO/Data Separator. As it internally incorporates the window clock by which the read data signal is fetched from the floppy disk drive which is then divided into the clock pulse and data pulse and the timer circuit. MFD drive select signals, SELO - 2, are sent out from the FDC and only SFI 3 is sent out through the $I / 0$ port which is incorporated in the AY-3-8912 Programmable Sound Generator (PSG).

| Recording capacity | $: 640 \mathrm{~KB}$ |
| :--- | :--- |
| Sectors | $: 16$ sectors/track |
| Tracks | $: 80$ tracks/side |
| Recording surface | $:$ Two sides |
| Track density (TPI) | $: 96$ |
| Recording density (BPI) | $: 5922$ |
| Data transfer rate | $: 250 \mathrm{~KB} / \mathrm{s}$ |
| Recording method | $:$ MFM |
| Transfer method | $:$ MFM |
| Access time: | $: 94 \mathrm{~ms}$ |
| Average | $: 3 \mathrm{~ms}$ |
| Track to track | $: 15 \mathrm{~ms}$ |
| Settling | $: 300$ |
| Revolutions (RPM) |  |

8. llard disk interface general description

Any of the MZ-5500/5600 series can be interfaced with the hard disk that has a formatted capacity of 10.7 B (one unit is equipped standard for the MZ-5645). Especially in the MZ-5645, a maximum of two hard disks can be installed via the internal hard disk interface.

| $M Z-5631 / 5641$ | $M Z-1 F 10^{*}$ (with the hard disk interface) |
| :--- | :--- |
| MZ-5645 (with an internal <br> $10.7 M B$ hard disk drive) | MZ-1F18* (without the hard disk interface) |
| $M Z-5511 / 5521$ | $M Z-1 F 10^{*}$ (with the hard disk interface) |

*MZ-1F18 is equipped with the drive unit only.

The MZ-5500/560 d hard disk has four disk recording surfaces as shown in Fig. 8-1 and each surface consists of 320 tracks developed along the radius of the disk. Track numbers, 0 to 319 , are assigned and sector numbers, 1 to 17 , are assigned, to represents the specific location with the track number, sector number, and head number ( 0 to 3 ).
Fig. 8-1 also shows the soft sector. In the ID field is contained the sector address information (track, head, sector) which is normally used to access the specified sector.
For better reliability, retrial is made possible. If recovery was not successful with retrial, correction (ECC) is automatically carried out to a burst data of up to eleven bits. In addition to it, alternate track is provided on Track 0 or Track 1 to permit to replace data or program by a whole sector, in case there is an unrecoverable damage in the disk such as a physical disk damage.
So, tracks actually usable are 317 tracks of track number 2 to 318, with the track number 319 being used for . the test of the hard disk. The ID field, however, cannot be created by the user.

$\frac{\text { Fig. 8-1 Disk and software sector }}{\text { example (physical) }}$ example (physical)


Fig. 8-2 HD block diagram

Fig. 8-2 shows the block diagram of the hard disk interface. Similar to the MFD, action of the hard disk drive is divided into three major actions of write, read, and seek. Data transfer with the host is conducted in the DMA mode under the control of the 8237 DMAC. After data are set in the host interface chip internal register, the data are transferred to the M58725 RAM in the DMA mode, then the command is executed to the hard disk drive automatically by the firmware of the interface. This firmware automatically starts to test (ready, read/write, seek) the hard disk upon power on. If any error has been encountered during the test, the condition is displayed on the video unit by the $O S$.

Table 8-2 640KB FDD specification

|  | (physical) | (CP/M-86 spec) |
| :---: | :---: | :---: |
| Recording capacity | : 10.7 MB | ( 10.7 MB ) |
| Disks | : 2 |  |
| Heads | : 4 |  |
| Recording surfaces | : 4 |  |
| Cylinders | : 317 |  |
| Tracks | : $317 \times 4$ tracks | (673 $\times 2$ tracks) |
| Sectors | : 17 sectors/track | (16 sectors/track) |
| Track density (TPI) | : 360 |  |
| Recording density (BPI) | : 9260, maximum |  |
| Recording method | : MFM |  |
| Transfer method | : MFM |  |
| Data transfer speed | : 5MB/s |  |
| Access time (including settling time): |  |  |
| Average | : 85 ms |  |
| Minimum | : 18 ms |  |
| Maximum | : 15 ms |  |

9. Printer interface
*Common for the MZ-5500 and MZ-5600.

9-1. Circuit description
The 8255 A is used for the parallel interface controller which is operated under the following mode setup. For the Centronics interface, Group A of the 8255 A is operated under the mode- 1 and the $\overline{A C K}$ signal from the printer applies the interrupt to the CPU.
(CPU side)


8255A mode

|  | PAO |  |
| :---: | :---: | :---: |
|  | I |  |
| MODE1 | PA7 |  |
| output | PC 6 |  |
|  | PC5 | OUK |
|  | PC | OUT |
|  | PC8 | INT |
| MODE 0 | PC2 |  |
| output | PC1 | OUT |
|  | PC0 |  |
| MODE 0 | PB0 |  |
| InPut | I | IN |

${ }^{\circ}$ IOCS control procedure


## *Centronics interface

Printer interface method which is popular worldwide.

Parallel interface signal description


Timings
1

$9-2$. Handling printer control code (function code)
As minor control functions are furnished to each MZ series printer, control is executed with the control code that follows the ESC code (1BH).

How to send a control code "XX (hex)"

| BASIC operating <br> the personal computer | Transmission of <br> control code | Example: To send the code "1BI"" <br> and data "6" with the linefeed <br> pitch set to $1 / 6^{\prime \prime}$ |
| :--- | :--- | :--- |
| $M Z-3500$ <br> $M Z-5500 / 5600 ~(B A S I C-3)$ | PRINT CHR $\$ \delta X X$ | PRINT CHR $\& \& 1 B ; " 6 " ;$ |

NOTE:
The machine language routine is required for the $M Z-2000$ series.

9-3. Making a hard copy of the video screen
Since the $M Z-5500 / 5600$ has the multiwindow capability, it can be copied on the printer with windows overlaid in the display screen.
${ }^{\circ} \mathrm{CP} / \mathrm{M}-86$ and MS-DOS incorporated hard copy function Push the [BREAK] key first. Push the [COPY] key in the wait state in which $t i n e$ the [CAPS] key is blinking. This will produce a hard copy of the display screen. This function is supported for the application software of the CP/M-86 and MS-DOS.
${ }^{\circ}$ BASIC incorporated hard copy function

|  | Copy of graphic screen <br>  |  | Statement copy of the entire screen |  |
| :--- | :--- | :--- | :--- | :--- |

10. RS232C interface

Two channels of RS232C interface are provided standard for the $M Z-5500$ and MZ-5600 in order to permit a serial data transfer with a variety of peripheral devices. The RS232C is the standards set forth by EIA (Electronic Industries Association of the U.S.A.) for interfacing the modem (modulator/demodulator) with the communication control device, and serial binary digital data signals, control signals, and timing signals transferred between the modem and the data terminal.
The RS232C interface of the MZ-5500/5600 has been designed in compliance with these EIA requirements to make connection with the acoustic coupler, printer, plotter, etc. However, attention must be paid to it that even the device that has the interface that conforms to the RS232C requirements may not be connected satisfactorily depending on the case.

10-1. Specification
Input/output method : RS232C bit serial input/output
Channels : 2 channels
Channel A (BSC conforming)*
Channel B
Code used
: JIS 7-channel code system JIS 8-channel code system
Baud rate $\quad: 110,150,200,300,600,1200,2400,4800$, 9600 BPS
Transmission method
: Half-duplex (Channel A and B)
Transmission control procedure : Non-procedure
Data format $\quad: \frac{1}{2}$ stop bit
Parity option of even, odd, and non parity
Signal level
: High: +5 to +15 V
Low: -5 to -15 V
*BSC
BSC is a short words for Binary Synchronous Communication which means the binary data synchronous data communication. It is the character type protocol for which a series of standard control characters and control characters are used for the synchronous binary data transmission between two stations of the data communication system. Though the following signals are provided in the hardware for the synchronous transmission, they are not supported by CP/M-86, MS-DOS, and BASIC.
*Since the Z-80 SIO is used for the serial interface, the specification of that LSI is attached at the end of this text.
(1) Data input/output signals

| Pin <br> No. | Signal <br> name | Signal <br> symbol | In/Out | Function |
| :---: | :--- | :--- | :--- | :--- |
| 2 | Transmit signal | SD (TxD) | Out | Output data |
| 3 | Receive signal | RD (RxD) | In | Input data from device |

$\uparrow$
Those in parentheses are the EIA symbols.
(2) Control signals

| $\begin{array}{\|l} \hline \text { Pin } \\ \text { No. } \\ \hline \end{array}$ | Signal name | $\begin{array}{\|l\|} \hline \text { Signal } \\ \text { symbol } \end{array}$ | In/Out | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Signal ground | SG |  |  |
| 4 | Send request | RS (RTS) | Out | ON during data transmission. OFF when transmission is completed. |
| 5 | Transmit enable | CS(CTS) | In | The signal with which data output is permitted. <br> Data transmission is enabled when ON . <br> Data transmission is disabled when OFF. <br> NOTE: Even when the signal is turned OFF from ON, a maximum of 2 bytes of data may be sended until transmission is completed. |
| 6 | Receive enable | $\begin{aligned} & \text { READY } \\ & \text { (DTR) } \end{aligned}$ | Out | The signal which indicates whether data input is enabled. ON: Enabled. <br> OFF: Disabled. |
| 7 | Signal ground | SG |  |  |
| 8 | Data set ready | DR(DCD) | In | The signal which indicates whether the device is ready for the operation. ON: Operation enabled. OFF: Operation not enabled. When this signal goes OFF during the data input/output, it results in an error. |
| 9 | Signal ground | SG |  |  |
| 12 | Terminal ready | ER | Out | The signal which indicates that the power is on to the machine. <br> ON : Power on state |

(3) Other control signals (channe1 A only)

| Pin <br> No. | Signal <br> name | Signal <br> symbol | In/Out | Function |
| :--- | :--- | :--- | :--- | :--- |
| 10 | Carrier detect | CD | In | The signal which indicates <br> that the carrier is received <br> by the device. |
| 11 | Call indicator | CI | In | The signal which indicates <br> reception of the call signal <br> from the line. |
| 14 | Receive signal <br> element/timing | RT | In | Input signal element/timing <br> signal in the synchronous <br> transmission mode. |
| 15 | Transmit signal <br> element/timing | ST2 | In | Output signal element/timing <br> signal in the synchronous <br> transmission mode. |

NOTE:
Not supported by the standard software (BASIC, CP/M-86, MS-DOS).

$\star 1$ : When masked in the DR monitoring mode. See the CP/M or MS-DOS Manual.
*2: When masked in the CS monitoring mode. See the CP/M or MS-DOS Manual.


NOTES:

1. Data will be received in the divided mode. But, the data input when READY is OFF wili be invalid.
2. Although READY goes OFF upon occurrence of a receive error in the CP 9 M mode, depression of the [CTRL-C] key clears the error.

## 10-4. Wiring example

(1) MZ-5500/5600 to/from MZ-5500/5600
(A)
(B)

| A |  | B |  |
| :---: | :---: | :---: | :---: |
| Signal name | Pin No. | Pin No. | Signal name |
| SD | 2 | 2 | SD |
| RD | 3 | 3 | RD |
| CS | 5 | 5 | CS |
| READY | 6 | 6 | READY |
| DR | 8 | 8 | DR |
| ER | 12 | 12 | ER |
| SG | 1, 7, 9 | 1, 7, 9 | SG |

Others are open.
(2) MZ-5500/5600 to/from MZ-3500
(A)
(B)

| A |  | B |  |
| :---: | :---: | :---: | :---: |
| Signal name | Pin No. | Pin No. | Signal name |
| SD | 2 | 1 | SD |
| RD | 3 | 3 | RD |
| CS | 5 | 5 | CS |
| READY | 6 | 4 | READY |
| DR | 8 | 7 | DR |
| ER | 12 | 6 | ER |
| SG | 1, 7, 9 | 8 | PO |
|  |  | 9, 10 | SG |

Others are open.

| Dip switch |  |
| :---: | :--- |
| 5 | ON |
| 6 | ON |
| 7 | OFF |

(3) MZ-5500/5600 to/from MZ-1X11 (acoustic coupler)
(A)
(B)

| A |  | B |  |
| :---: | :---: | :---: | :---: |
| Signal name | Pin No. | Pin No. | Signal name |
| SD | 2 | 2 | SD |
| RD | 3 | 3 | RD |
|  |  | 4 | RS |
| CS | 5 | 5 | CS |
|  |  |  |  |
| DR | 8 | 6 | DR |
| ER | 12 | 20 | ER |
| CD | 10 | 8 | CD |
| CI | 11 | 22 | CI |
| RT | 14 | 14 | RT |
| ST2 | 15 | 15 | ST2 |
| SG | 1, 7 | 1, 7 | SG |

Others are open.
*: Use the MZ-1C36 cable.
(4) MS-5500/5600 to/from the modem (CCITT V24 compliance)
(A)
(B)

| A |  | B |  |
| :---: | :---: | :---: | :---: |
| Signal name | Pin No. | Pin No. | Signal name |
| SD | 2 | 2 | SD |
| RD | 3 | 3 | RD |
| RS | 4 | 4 | RS |
| CS | 5 | 5 | CS |
| READY | 6 |  |  |
| DR | 8 | 6 | DR |
| CD | 10 | 8 | CD |
| CI | 11 | 22 | CI |
| ER 1 | 12 | 20 | ER |
| ST1 | 13 | 24 | ST1 |
| RT | 14 | 17 | RT |
| ST2 | 15 | 15 | ST2 |
| SG | 1, 7 | 1, 7 | FG, SG |

*Use the MZ-1C40 cable.
(1) In the case of the example-1
${ }^{\circ}$ The file name "ABC.LST" is transferred on CP/M-86.
Set the following using the RSPARM utility for both transmit and receive sides.

| F1: | 1200 | Baud rate |
| :--- | :--- | :--- |
| F2: | 8 | Word length |
| F3: | None | Parity |
| F4: 2 | Stop bits |  |
| F5: No | Send/receive DR monitoring |  |
| F6: No | Send CS monitoring |  |
| F7: No | Echo back |  |
| F8: No | Xon/Xoff |  |
| F9: |  | Exit |
| F10: | Set RS232C parameter and exit |  |

Also, set the following using the ASSIGN utility.
F1: Console IN
F2: Console OUT
F3: Auxiliary IN
F4: Auxiliary OUT
F5: List Out

| Input device |  |  | Output device |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Key | Port A | Port B | Screen | Port A | Port B | Printer |
| ON |  |  | --- | --- | --- | -- |
| --- | --- | -- | ON |  |  |  |
|  | ON |  | --- | --- | --- | -- |
| --- | -- | -- |  | ON |  |  |
| --- | -- | -- |  |  |  | ON |

F9: Exit
F10: Assign and exit

Now, transfer the file using the PIP command.

- Transmit side: A>PIP AXO:=A:ABC.LST ل
-Receive side: A>PIP A:ABC.LST=AXI: ل

NOTE:
With this PIP command, only the file composed of the ASCII code such as the list file can be transferred. To transfer the binary file such as the command file, the transfer program must be created by the user.
${ }^{\circ}$ Data are transferred on BASIC-3.

```
* Transmit side
    10 CHANNEL 0, 9600, "8N2"
    20 X $ = "ABCDE"
    30 SEND X$;"@";
    40 END
- Receive side
    10 CHANNEL 0, 9600, "8N2"
    20 RCV X$, 0, "@"
    30 X $=LEFT$(X$, LEN X$-1)
    40 DISP X $
    50 END
```

(2) In the case of the example-2

Although it is identical to the CO/M-86 and BASIC programming example for the example-1, reference must be made to the MZ-3500 manual as it differs in the RS232C parameter setup.

## 11. KEYBOARD AND KEYBOARD INTERFACE

## 11-1 Keyboard specifications

- Intelligent keyboard containing the $80 \mathrm{C49}$ processor.
- 63 byte input buffer.
- Two key roll over.
* Mode indicators for CAPS, and GRAPH.
- Two types of repeat functions can be specified by CPU commands.


Fig. 11-1 (in the case of English type)

## Special Keys

SHIFT: Used for uppercase shift or to provide the upper case shift functions (F11-F20) for the function keys (F1-F10).
CAPS: Used to fix shift character selection. If it is used LOCK with the Shift key, the shift and normal mode will be reversed.
f GRAPH: Selects Graphic mode.
CTRL: Used to generate compressed commands.
ALT: Used to generate extended commands.
Keyboard mode

1) NORMAL mode: All keys on the keyboard are operative (to generate one byte data).
2) GRAPH mode: Selected with the GRAPH key to place the keyboard in the graphic mode (1 byte datal.
Notes: * To clear the selected mode, operate the same mode select key or keys a second time.

* If the CTRL and ALT keys are depressed, the keyboard is placed in the normal mode (CAPS and SHIFT keys operative), with the exception that every piece of data consists of two bytes, with the first byte assigned to a CTRL ALG code, and the second byte assigned to the entry code.


## Description of special keys

(A) SHIFT key

- Used to place the keyboard in the shift mode (used with other keys).
- Operation of the SHIFT key alone is invalid (no code is transferred to the CPU).
(B) CAPS key
- Used for shift character selection.
- Operative only in the normal mode.
- If used with the SHIFT key, shift and normal selection will be reversed.
- If the CAPS key alone is used, no operation will result (no code is transferred to the CPU).


## (C) GRAPH key

- Used to place the keyboard in the Graphic mode. When operated, the pertinent code is transferred to the CPU (operation of the GRAPH key alone is valid).
* All other keys produce the codes the same as those in the normal mode.
(D) CTRL key
- When this key is operated, entry data consists of two bytes: a normal-mode key code followed by a CTRL code. Operation of the mode keys (GRAPH) are ignored. After the CTRL key is operated, the CAPS and SHIFT keys remain valid.
* Operation of the CTRL key alone is not valid (no code is assigned).


## (E) ALT key

* After the ALT key is operated, entry data consisis of two bytes (same as for CTRL).
* Used to generate extended command codes.
* Effective when used with other keys.
- The pertinent code is transferred to the CPU when operated.


## 11-2 Keyboard interface

## (1) Block diagram



Fig. 11-2

Table 11-1

| Direction <br> Signal name | CPU to keyboard | Keyboard to CPU |
| :---: | :---: | :---: |
| $\overline{\mathrm{DC}}$ | Send data | $\overline{\text { READY' signal }}$ |
| $\overline{\mathrm{S} \overline{\mathrm{T}}}$ | Strobe | Request to Send (strobe <br> for key data) |
| $\overline{\mathrm{DK}}$ | READY and ACK signals | Send data |
| $\overline{\mathrm{SRK}}$ | None | Request to Receive (CPU) |

(2) Key data transfer procedure

1) From keyboard to CPU


Fig. 11-3
To disable both the keyboard and the CPU interrupt, set both $\overline{\mathrm{D}}$ and $\overline{\mathrm{DK}}$ to zero.
Keyboard: When key search, code translation, and other necessary entry data processing is completed, the keyboard starts transferring entry data to the CPU. First, it waits until $\overline{\mathrm{D}} \overline{\mathrm{C}}$ is set to one. The waiting time is normally 3 ms ; for direct keys, it is 1 ms . If a time-out occurred, the keyboard exits the data send sequence. When $\overline{\mathrm{D}} \overline{\mathrm{C}}$ is set to one, the keyboard sets $\overline{\mathrm{S}} \overline{\mathrm{BK}}$ to zero to interrupt the CPU.
CPU: After acknowledging the interrupt, the CPU verifies that $\overline{\bar{W}}$ is zero. If $\overline{\mathrm{DK}}$ is one, the CPU identifies the transferred data as noise, and exits the interrupt service routine. It then sets $\overline{\mathrm{S}} \overline{\mathrm{T}}$ to zero.
Keyboard: When $\overline{\mathrm{STC}}$ is set to one, the keyboard waits until $\overline{S T C}$ is set to zero. The maximum waiting time is 500 ms . If a time-out occurred, keyboard control returns to the initialization routine. When verifying $\overline{\mathrm{S} T \bar{C}}=$ 0 , the keyboard send data $E B$ and $\overline{S \bar{R}}$ to one.
CPU: Receiving the EB, the CPU sets STC to 1 to request the keyboard for the next data send.
Keyboard: Seeing $\overline{\text { STC }}$ is set to one, the keyboard waits for $\overline{\mathrm{S} T \mathrm{C}}$ to be set to zero.
CPU: Sets $\overline{S T C}$ to zero to read data from the keyboard, then sets $\bar{S} \overline{T C}$ again to one to request the keyboard for the next data send.
Keyboard: When $\overline{\mathrm{ST}} \overline{\mathrm{C}}$ is set to one, the keyboard sets P.B. and waits for $\overline{S T C}$ to be reset to zero. When $\overline{S T C}$ is set again to one, it sets DK to zero.
CPU: $\quad$ Sets $\overline{\mathrm{STC}}$ to zero to read P.B. then sets $\overline{\mathrm{STC}}$ to one to set the result of the parity check into $\overline{\mathrm{D}} \overline{\mathrm{C}}$. If a parity error occurred, $\overline{\mathrm{D}}$ is zero; if no parity error occurred, DC is 1 . The CPU sets $\overline{\mathrm{STC}}$ to one to complete the transfer sequence.

Keyboard: When $\overline{\text { STC }}$ is set to zero, the keyboard reads the result of the parity check. When $\overline{\text { STC }}$ is set to one, it sets $\overline{\mathrm{D}}$ to one to enable an interrupt from the CPU, and completes the data transfer sequence. If a parity error was detected, the keyboard terminates the data transfer sequence, then tries the same data send again.


Fig. 11-4
CPU: Waits for up to 100 ms for $\overline{\mathrm{O}} \overline{\mathrm{K}}$ to be set to one. If $\overline{\mathrm{DK}}$ is still zero 100 ms later, the CPU identifies it as a keyboard error and exits the sequence. After verifying that $\overline{\mathrm{D}} \overline{\mathrm{K}}$ is one, the CPU sets $\overline{\mathrm{D}} \overline{\mathrm{C}}$ and $\overline{\mathrm{S} T \overline{\mathrm{C}}}$ to zero, to

Keyboard: When the keyboard is interrupted by the CPU, it enters the data receive sequence and verifies $\overline{\mathrm{C}}=0$. If $\overline{\mathrm{D}} \overline{\mathrm{C}}$ is one, the key board identifies $\overline{\mathrm{STC}}=0$ as noise, and exits the interrupt sequence. If $\overline{\mathrm{DC}}$ is zero, it sets $\overline{\mathrm{DK}}$ to zero.
CPU: Verifies that $\overline{\mathrm{D}} \overline{\mathrm{K}}$ is zero $70 \mu \mathrm{~s}$ after interrupting the keyboard. The CPU then sets STC to one to set d4, then resets $\overline{S T} \bar{C}$ to zero again.
Keyboard: Seeing STC is set to one, the keyboard reads data when STC is reset to zero.
Sets STC to one to set data, then resets STC to zero.
Keyboard: Reads P.B. to check parity, then sets the result of this parity check when $\overline{\mathrm{S} T \bar{C}}$ is set to 1 . If no parity error occurred, it sets $\overline{D K}$ to one; if a parity error occurred, $\overline{\mathrm{DK}}$ is zero. The keyboard sets $\overline{\mathrm{DK}}$ to zero when $\overline{\text { STC }}$ is reset to zero.
CPU: $\quad$ Sets $\overline{S T C}$ to one to read the result of the parity check. It then temporarily sets STC to zero and then sets it again to one. to terminate operations.

- Repeat five times.
(3) Keyboard check method
(A) If the keyboard is locked up:

Checking the keyboard processor
Connect the keyboard to the System Unit, then turn on the system without operating any keys. If only the CAPS indicator comes on, ROM check for the keyboard processor ( 80 C 49 ) is normal. If all the indicators come on, it indicates a ROM check error occurred. Probably the keyboard processor ( 80 C 49 ) is malfunctioning.


Fig. 11-5
(B) Some keys are inoperative:

Checking key contacts
Connect the keyboard to the System Unit, and turn on the system with the CTRL and ALG (a, c) keys depressed and held. After making sure all the indicators come on, press the keys in the order shown by the arrows in the above figure. If no defective key contact exists, all the indicators will go off. If any defective contact exists, all the indicators will remain on. If a wrong key is pressed and the indicators come on, they will go off when the correct key is subsequently pressed.
If no contact trouble exists when all the keys have been operated, the CAPS indicator will come on, indicating that the key check was normal.

## $11-3$ Key search timing



Fig. 11-6
To prevent chattering and bounce, the same key data is checked twice during each search, and only matching key data is regarded as correct. While the search cycle is 5.5 ms , it is extended to 16.5 ms if a bounce occurs.


Fig. 11-7
Key search sequence for two-key operation is the same as that for single key operation. When two keys are simultaneously pressed, key data for the first and second keys are successively transferred.

### 11.4 Eight-bit keyboard processor $\mu$ PD80C49

## Highlights

1) Single-chip, 8 -bit microprocessor.
2) Built-in $2 \mathrm{~K} \times 8$ bit ROM.
3) On-chip $128 \mathrm{~K} \times 8$ bit RAM.
4) Interruption service capability.
5) I/O port: 8 bits $\times 2$ Data bus (serving also as $1 / O$ port): 8 bits $\times 1$
6) Built-in clock generator.
7) Single +2.5 to +6 V power supply.

Pin configuration


Fig. 11-8
Pin functions
P10-P17: I/O port (port 1)
P20-P27: $\quad$ 1/O port (port 2)
DB0-DB7: Data bus
T0, T1: Test
INT: Interrupt
$\overline{\mathrm{RD}}: \quad$ Read
WR: Write
ALE. Address latch enable
$\overline{\text { PSEN: }} \quad$ Program store enable
RESET: Reset
$\overline{\mathrm{SS}}: \quad$ Single step
EA: External access
XTAL1, 2: Quartz inputs
VDD: Standby control

Keyboard processor (80C49) signal functions
Table 11-2

12. Mouse (MZ-1X10)

The mouse is a new input device, a kind of pointing device, with which cursor movement is controlled by the manipulation of the mouse on the surface of such as the table. On the MZ-5500/5600 series, the mouse can be supported. Use it by connecting to the keyboard.

12-1. Operating prínciple
${ }^{\circ}$ As the mouse is moved on the flat surface of the desk, the ball at the center of the mouse rotates.
${ }^{\circ}$ The encoder elements are in contact with the ball at right angle ( X and $Y$ axes) and they move according to the rotation of the ball.
${ }^{\circ}$ Including both positive and negative coordinates, the encoder outputs are counted in the counter (Ul).
${ }^{\circ}$ The value counted in $U 1$ is read by the U2 (4-bit microcomputer) in the given cycle to be accumulated in the U2 internal counter. The Ul is reset as soon as the value has been read and performs relative counting

Y-axis pulse generator


X-axis pulse generator

Fig. 12-1 $X-Y$ encoder of the mouse at all times.
${ }^{\circ}$ As the $U 2$ reads the data request signal CTRL in the given cycle from the keyboard of the MZ-5500/5600, receiving of CTRL causes the U2 to send out the data on the TXD line in the given format.
${ }^{\circ}$ The mouse is handshaked with the keyboard controller in the timing described in the next paragraph.

NOTES: The following are provided for the IOCS module to control the mouse. 1) MSMOVE

Reads the coordinates of the cursor position which occurred by the mouse movement.
2) MSDIRECT

Real time mouse data input.


## - Handshake



Data request : CTRL becomes data request when the data output is terminated. In this condition, one data block is issmed whereas no data block is issued when CTRL
SW data
: SW condition immediately before the data output (start bit) is issued.
$\mathrm{X}, \mathrm{Y}$ data $: X$ and Y coordinates within $T A$ and $T B$ are issued as data A and data B. (Relative coordinates are always issued.)

TCL min $500 \mu \mathrm{~S}$ Control L pulse width
TCH min $500 \mu \mathrm{~S}$ Control H pulse width
TD max $750 \mu \mathrm{~S}$ Output data reply time
Encoder input wave form (X-ENC, Y-ENC)


Direction in which phase B becomes positive when phase A is 11 .


Direction in which phase $B$ becomes negative when phase $A$ is $H$.


Fig. 12-2 Mouse circuit

## 13. RTC (Real Time Clock)

13-1. Operational description
As the real time clock is implemented in the $M Z-5500 / 5600$, it has the circuit which is shown in Fig.2-13-1. The RP5CO1 RTC is backed up by the battery power to retain the clock and the data in the internal RAM during power off. A part of the RAM can be accessed by the user.


Fig. 13-1 Real time clock circuit
${ }^{\circ}$ The RP5C01 in the figure is the LSI designed for the real time clock and it has the features shown in the table.
Although the RPSCO1 is accessed with the $I / 0$ address 220 H to 22 FH , the setup time of IORD and IOWR is delayed via the LS74 D-flipflop to create RD and WR signals, because the read/write setup timing is rather slow.

Table 13-1 Features of the RP5CO1

```
*}4\mathrm{ -bit bidirectional bus: D0 - D3
*}4\mathrm{ -bit address input: A0 - A3
`}\mathrm{ Internal timer to keep time (hours, minutes, seconds), calendar (100
years, leap year, month, day, day of the week)
*}\mathrm{ 'Choice of the }24\mathrm{ hours and }12\mathrm{ hours (am, pm) modes
*}\mathrm{ 'All timer data expressed by the BCD notation
`}\pm30\mathrm{ seconds adjusting function
* Possible battery backup
* Internal }26\times4\mathrm{ -bit RAM
' Possible output of the alarm signal or }16\textrm{Hz}/1\textrm{Hz}\mathrm{ timing pulse
```



Fig. 13-1 RP5C01 access timing
Table 13-2 RP5C01 pin names and functions

| Pin name | Pin No. | Function |
| :--- | :--- | :--- |
| $\overline{\text { CS, CS }}$ | 1,2 | For interfacing with the external device which becomes <br> valid when CS =H, CS =L. CS is connected with the power <br> down detect circuit of the device power supply and $\overline{C S}$ <br> is connected with the microcomputer. |
| ADJ | 3 | It has the function to adjust the seconds without <br> intervention of the CPU. With ADJ =H the seconds are <br> reset to zero when it is within 0 to 29 seconds. If <br> it is within 30 to 59 seconds, the seconds are then <br> incremented. |
| AC - AB | $4,5,6,7$ | Address pin to be connected with the address bus of <br> the CPU. |
| $\overline{\text { RD }}$ | 8 | I/O control input. Low for input from the RP5C01 to <br> the CPU. |
| ORD | 9 | I/O control input. Low for input from the CPU to the <br> RP5C01. |
| $\overline{\text { FR }}$ | 10 | Bidirectional data bus. Connected with the CPU data <br> bus. |
| DO - DB | 11,12, |  |
| $\overline{\text { ALARM }}$ | 15,14 | Alarm, 16HzCK, 1HzCK pulse output. Open drain output. <br> OSCAN, <br> SCOUT <br> WC |



Fig.13-2 RP5C01 pin configuration
${ }^{\circ}$ The RP5C01 generates clock pulse internally by connecting the 32.768 KHz ceramic oscillator and the CR network between OSCIN and OSCOUT, and divides it for the counter operation.
${ }^{\circ}$ The CS pin detects a power down, and then sets the circuit to the power down condition. When power is on to the personal computer, Til and Tr in Fig. 2-13-1 are active so that +5 V is supplied to the RP5CO1 and the backup battery is being recharged. When power is off, it makes Tr gone inactive first, then Tr. This isolates the circuit on the right of Tr. Then the backup battery supplies power to the RP5C0I, which keeps the time along with the internal RAM.
Table 13-3 RP5C01 internal address assignment

| Mode | Mode 00 |  |  |  |  | Mode 01 |  |  |  |  | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 - A3 | Contents | D3 | D2 | D1 | D0 | Contents | D3 | D2 | D1 | D0 | Contents | Contents |
|  | 1-second counter <br> 10-second counter <br> 1-minute counter <br> 10 -minute counter <br> 1-hour counter <br> 10-hour counter <br> Day of week counter <br> 1-day counter <br> 10 -day counter <br> 1-month counter <br> 10 -month counter <br> 1-year counter <br> 10-year counter | x <br> x <br> x <br> x <br> x | x <br> x <br> x | x |  | Alarmi 1-minute register <br> Alarm 10 -minute register <br> Alarm 1-hour register <br> Alarm 10-hours register <br> Alarm day of week register <br> Alarm l-day register <br> Alarm 10-day register <br> 12-hour/24-hour selector <br> Leap year counter | x <br> x <br> x <br> x <br> x <br> x <br> x <br> x <br> x | x <br> x <br> x <br> $x$ <br> x <br> x | X <br> X <br> X | x <br> x <br> x | Block 10 4 bits $x$ 13 RAM | Block 10 4 bits $x$ 13 RAM |
| D | Mode register | Timer <br> EN | Alarm <br> EN | Mode <br> M1 | egister <br> MO |  | Timer <br> EN | Alarm <br> EN | Mode <br> M1 | egister <br> M0 | tSame | ¢Same |
| E F | Test <br> register <br> Reset <br> controller, etc. | Test <br> 3 <br> 1Hz <br> ON | Test <br> 2 <br> 16 Hz <br> ON | Test <br> 1 <br> Timer <br> reset | Test <br> 0 <br> Alarm <br> reset |  | Test <br> 3 <br> 1 Hz <br> ON | Iest <br> 2 <br> 16 Hz <br> ON | Test <br> 1 <br> Timer <br> reset | Iest <br> 0 <br> Alarm <br> reset | tSame | +Same |

$X$ is "don't care' when write and always $0^{\circ}$ when read.
*Mode, $00,01,10,11$, has function to select the internal register and RAM banks which can be achieved by writing the select data in the mode register. Since mode registers are assigned to the same address, it can be revised under any mode.

MODE register $(A 3, A 2, A 1, A 0)=(1,1,0,1)=D$
*Leap year counter:
Leap year when $\mathrm{D} 1=\mathrm{D} 0=0$. Counted up at the same time the year is counted.

* $\overline{12} / 24$ hours selector:

The 24 hours system is adopted when $D 0=1$. The 12 hours system is adopted when $\mathrm{D} 0=0$. With $\mathrm{D} 1=1$, PM is selected. With $\mathrm{D} 1=0$, AM is selected.
*Reset controller:
$16 \mathrm{~Hz} / 1 \mathrm{HzCK}$ register
$(\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0)=(1,1,1,1)=\mathrm{F}$
All alarm registers are reset with $\mathrm{D} 0=1$.
Minutes above seconds are reset with $\mathrm{D} 1=1$.
16 HzCK pulse is ON with $\mathrm{D} 2=0$.
1 HzCK pulse is ON with D3=0.
*Address 0-D
Read and write are possible.
*Address E - F
Only write is possible.

* The following are provided for the real time clock related IOCS module. and can be used when called as a subroutine by the machine language. For datail, refer to Section 3 , Software.

| IOCS name | Function |
| :--- | :--- |
| TIMRD | Reads the real time clock. |
| TIMSET | Sets the real time clock. |
| ONTIM | Enables the alarm interrupt. |
| OFFTIM | Disables the alarm interrupt. |

13-2. Accessing the RTC internal RAM
Total 26 nibbles internal RAM are provided in the RP5C01 RTC for the Mode 10 and 11 as shown in Table 2-13-3, they are the battery backed up RAM, though not so large in capacity. But, all RAMs, for Mode 10 are reserved by the system and those Mode 11 are user accessible.
See the flowchart below for the accessing method.
(1) Write

(2) Read

[Ex.]
To write the 4 -bit data 5 H in the address 0 A of Mode 11 .

CALL SSUB
MOV DX,22AH
MOV AL, 05H
OUT DX,AL
CALL ESUB

SSUB: MOV DX,22DH
IN AL,DX
OR AL,03H
OUT DX,AL
RET
ESUB: MOV DX,22DH
IN AL,DX
AND AL,OCH
OUT DX,AL
RET

To read the 4 -bit data in the address 0 A of Mode 11 and to store it in DL.

CALL SSUB
MOV DX,22AH
IN $\quad \mathrm{AL}, \mathrm{DX}$
AND AL, OFH
MOV DL,AL
CALL ESUB
*Nibble $=4$ bits
14. PSG (Programmable Sound Generator)

One channel of the PSG is provided for the $M Z-5500 / 5600$ series to generate eight octave, triple chords, and it has the following configuration.


Operational theory
${ }^{\circ}$ The figure above shows the AY-3-8912 PSG which can be accessed by the $1 / 0$ address of $230 \mathrm{H}-23 \mathrm{FH}$.
As there are 16 registers in the PSG, control is done by writing the control command in the above $I / O$ address. Those registers are permitted to read so as to enable to know the current state and data in the memory. Once 16 registers have been programmed, control is done via those registers to generate sound and manage it and the CPU is therefore open for other jobs.
${ }^{\circ}$ Not only the PSG incorporates the sound generating function, but, it also has the 8 -bit parallel $I / 0$ port on which the mini-floppy disk interface drive select signal (SLO-SL3), motor-on signal, and address bank select signal (A0000H-BFFFFH) are sent.
${ }^{\circ}$ Three sound signal outputs (A, B, C) from the PSG are PRed in the analog. mode to drive the speaker via the TA7313 Audio Amplifier and sent through the AUDIO OUT jack via the emitter follower transistor.
${ }^{\circ}$ The pin configuration and functions are shown in the next page.
${ }^{\circ}$ PSG related IOCS
The following three modules are provided for the LOCS which controls the PSG. For detail, refer to Section Three, Software. For detail of the PSG, refer to the PSG Descriptions published by GI.

## MUSIC:

Drives the PSG with the contents of the music note.
EMUSIC:
Data are directly set in the channel A of the PSG to generate sound.
EMUSIC:
Similar as MUSIC.


Fig. 14-2 AY-3-8912 pin configuration
Table 14-1 AY-3-8912 signal description

| Pin No. | Signal name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 1 | ANALOG CH C | Out | Analog output channel C |
| 2 | TEST1 |  | Test pin during chip manufacture which should be unconnected. |
| 3 | VCC |  | +5 V supply |
| 4 | ANALOG CH B | Out | Analog output channel B |
| 5 | ANALOG CH A | Out | Analog output channel A |
| 6 | GND |  | OV |
| $7-14$ | IOA7 - 0 | In/Out | I/0 port |
| 15 | CLOCK | In | Tone noise, envelope generator timing reference input ( 2 MHz ) |
| 16 | $\overline{\text { RESET }}$ | In | Input of a low (0) signal to this line at the start, it resets all registers. |
| 17 | A8 | In | Auxiliary address bit which is provided to permit a memory space expansion in addition to the area specified by DA7-DA0. |
| 18 19 20 | BDIR BC 2 $\mathrm{BC1}$ | In In In | Bus direction <br> Bus control 1 <br> Bus control 2 <br> These bus control signals control all external and internal bus operation of the PSG. Signals are decoded in the following manner by the PSG. |
|  | 1 |  | BDIR BC2 BC1 PSG function <br> 0 0 0 INACTIVE <br> The PSG/CPU bus becomes <br> inactive and DA7-DA0 high <br> impedance. |


15. Video display circuit

The video display circuit is basically the same for both the MZ-5500 and MZ-5600 which features the following.

15-1. Features of the video display circuit
${ }^{\circ}$ Bit map method, complete graphic display
${ }^{\circ}$ The $\mu$ PD 7220 Graphic Display Controller (GDC) is used for the video display controller.
${ }^{\circ}$ Meets resolution of $640 \times 400,640 \times 200,320 \times 400$, and $320 \times 200$ dots.
${ }^{\circ}$ Possible to perform multiple window display up to four windows by means of the Window Controller (WDC) of the hardware.
${ }^{\circ}$ Possible to access the video RAM from either the CPU or the GDC. As the display cycle is divided into the GDC cycle and the CPU cycle, it permits faster access from the CPU to the video RAM with less waits.
${ }^{\circ}$ Incorporation of the external clock input and the external vertical sync input permits superimposition on such as TV broadcasting, VTR, video disk, etc. However, both the software and the hardware do not support it at present.
${ }^{\circ}$ It has 96 KB of the video RAM as a standard equipment and can be expanded to 192 KB when the option is used.
${ }^{\circ}$ The hardware character generator is not provided as standard.
'Incorporates the pallet function and color priority function.
${ }^{\circ}$ Possible to handle eight colors and eight monochrome tone.

Table 15-1 Mode specification
[Color mode]
(Color CRT)
${ }^{\circ}$ Possible to make choice of eight colors for each dot for three planes of 0,1 , and 2.1
${ }^{\circ}$ Possible to assign eight tones for the background color of each window.
${ }^{\circ}$ Possible to make choice of eight border colors. (200-raster CRT only)
${ }^{\circ}$ Possible to specify priority for desired four colors and any one color.
${ }^{\circ}$ Possible to change any color to any of other seven colors in terms of the hardware by means of the pallet function.
(Monochrome CRT tone)
${ }^{\circ}$ Possible to make choice of eight colors for each dot for three planes of 0,1 , and 2.
${ }^{\circ}$ Possible to assign eight stages of the background for each window,
${ }^{\circ}$ Possible to make choice of eight border tones. (200-raster CRT only)
${ }^{\circ}$ Possible to specify priority for desired four tones and any one tone.
${ }^{\circ}$ Possible to change any tone to any of other seven tones in terms of the hardware by means of the pallet function.
[Monochrome mode]
${ }^{\circ}$ Possible to overlay planes, 0,1 , and 2 .
${ }^{\circ}$ Possible to reverse any window.

Table 15-2 Maximum screen frames by the hardware

| Memory <br> size | $640 \times 400$ <br> color | $640 \times 400$ <br> $B / W$ | $320 \times 400$ <br> color | $320 \times 400$ <br> $\mathrm{~B} / \mathrm{W}$ | $640 \times 200$ <br> color | $640 \times 200$ <br> $\mathrm{~B} / \mathrm{W}$ | $320 \times 200$ <br> color | $320 \times 200$ <br> $\mathrm{~B} / \mathrm{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 96 KB | 1 | 3 | 2 | 6 | 2 | 6 | 4 | 12 |
| 192 KB | 2 | 6 | 4 | 12 | 4 | 12 | 8 | 24 |

MZ-5500/5600 CRT timings


|  | $640 \times 400 / 640 \times 200$ | $320 \times 400$ | At the base of GDC |
| :--- | :--- | :--- | :--- |
| a | $4.85 \mu \mathrm{~s}$ | $5.08 \mu \mathrm{~s}$ | $3.73 \mu \mathrm{~s}$ |
| b | $2.60 \mu \mathrm{~s}$ | $2.42 \mu \mathrm{~s}$ | $3.73 \mu \mathrm{~s}$ |


|  | $640 \times 200$ | $320 \times 200$ | At the base of GDC |
| :--- | :---: | :---: | :---: |
| c | $9.50 \mu \mathrm{~s}$ | $9.78 \mu \mathrm{~s}$ | $7.82 \mu \mathrm{~s}$ |
| d | $5.03 \mu \mathrm{~s}$ | $4.75 \mu \mathrm{~s}$ | $6.70 \mu \mathrm{~s}$ |

Clock

|  | $640 \times 400$ | $320 \times 400$ | $640 \times 200$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MZ1D13 <br> MZ1D14 <br> MZ1D18 | Others |  |
| DOT CK | 21.48 | 10.74 | 21.48 | 14.32 |
| 2xCCLK | 2.68 | 2.68 | 2.68 | 1.79 |


|  | $320 \times 200$ |  |
| :---: | :---: | :---: |
|  | MZ1D13 <br> MZ1D14 <br> MZ1D18 | Others |
| DOT CK | 10.74 | 7.16 |
| 2xCCLK | 2.68 | 1.79 |

Unit: MHz

## $15-2$. Use of video display circuit (software control)

i) Video RANi

To make data displayed on the video screen, each independent dot has to be written in the video RAM. A single bit of the video RAM corresponds to one bit position on the display screen. From what location of the video RAM has to be started to display can be specified in unit of word using the GDC* and window controller setup. Sixteen bits of the bit 0 to the bit 15 of the word will be displayed from left to right in their order. Fig, 15-1 shows the memory map of the video RAM. The CPU accesses in unit of one byte ( 8 bits) and one word ( 16 bits), and the GDC accesses in unit of one word ( 16 bits). As many IOCS modules are provided for displaying, refer to Section Three, Software, for more details. It is recommended to use the IOCS* when programming by the machine language.

NOTE-1:
The display address is set by the SCROLL command of the GDC and VMA of the WDC. Only the low order 15 bits of the address (GDC) are decoded by the hardware to read three data for displaying from planes, 0,1 , and 2. Which data should be read is directed by VDS of the WDC. However, giving the address, 30000 H - 3FFFFH (GDC) for the display address may cause the display to distort.

## NOTE-2:

When the CPU accesses the expansion VRAM area of C8000H - CFFFFH, D8000H DFFFFH, E8000H - EFFFFH, NMI will not be applied to the CPU even if the expansion VRAM $^{*}$ does not exist. (Normally, NMI is automatically applied if XACK is not returned. However, for the expansion VRAM, XACK is returned from the HI chip (CRT controller LSI) even if the VRAM does not exist.)

## NOTE-3:

DMA is not permitted for the VRAM area of COOOOH - EFFFFH, so that, it is not possible to make direct loading and saving from the floppy disk to the VRAM. And, do not set the VRAM area $0 C H, O D H$, and $O E H$ in the high order 4 bits of the DMA, as it may cause the VRAM to be affected or result in malfurction.
ii) GDC ( $\mu$ PD 7220 )

Since the GDC is used for the CRT controller, horizontal sync and vertical sync are generated from the GDC. Table $15-3$ shows the list of parameters of the SYNC command of the GDC. The value set in the $I / 0$ port of the address 130 H is also contained in the table. See Table 15-4 for others. Also, see NEC $\mu$ PD 7220 GDC User's Manual for the detail of the GDC. Summary is attached dt the end of this text.
*IOCS:
Short words for $I / 0$ Control System which indicates the software module used to control the hardware. The user can use it, when called as a subroutine by the machine language.
*GDC:
Short words for Graphic Display Controller ( $\mu$ PD7220) which is used for the MZ-5500/5600.
*VRAM:
Video RAM.


EXPANSION: Expansion VRAM

Fig. 15-1 VRAM memory map

Table 15-3 GDC setup

| Resolution | $640 \times 400$ | $320 \times 400$ | $640 \times 200$ |  | $320 \times 200$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display | 1D14,14,18 | 1D13,14,18 | 1D13,14,18 | Others | 1D13,14,16 | Others |
| H display | 40 |  |  | 40 | -- | 40 |
| HFP | 5 |  |  | 6 | --- | 6 |
| HS | 4 |  |  | 4 | --- | 4 |
| HBP | 5 |  |  | 7 | --- | 7 |
| $V$ display | 400 |  |  | 200 | --- | 200 |
| VFP | 6 |  |  | 21 | --- | 21 |
| VS | 8 |  |  | 3 | --- | 3 \% |
| VBP | 34 |  |  | 38 | --- | 38 |
| 130 H (H1) | 0 | 4 | 0 | 1 | --- | 5 |
| Others | --- | NOTE-2 | NOTE-1 | --- | --- | NOTE-2 |

1D13: MZ1D13 1D14: MZ1D14 1D18: MZ1D18

NOTE-1:
Set to $L / R=1$ (2 lines), by the CSRFORM command.

NOTE-2:
Set to $1 M=1$ by the SCROLL command.
Set to double value of 640 dots mode by the PITCH command.
Set to $D G D=1$ by the VECTW command.
For graphics and display, refer to the $\mu$ PD7220 User's Manual.

CAUTION:
$320 \times 200$ mode is not applicable for the 1D13, ID14, and 1D18.
${ }^{\circ}$ General description of the WDC
The window controller displays a rectangular area from the VRAM in the desired location of the display screen as shown in Fig.15-2.


Fig. 15-2

## ${ }^{\circ}$ Features

(1) A maximum of four windows can be displayed.
(2) Each window can have its priority specified, and, it allows overlay of windows.
(3) When there are three VRAM planes, it is possible to display by plane or overlaid display of two or three planes.
(4) It is possible to make direct output of the inputted address without the use of the window function.
${ }^{\circ}$ WDC registers
(1) PNO register (I/O address 110 H )

Register number $(0-12)$ is set.

| $\times \mathrm{x} \times \mathrm{x}$ | RNO $\quad$ RNO $=0-12$ |
| :--- | :--- |

(2) Priority register (I/O address 112 H ) Priority is set to window.
$\longleftarrow-8$ bits $\longrightarrow$

| $\mathrm{RNO}=0$ | PW0 | PW1 | PW2 | PW3 |
| :--- | :--- | :--- | :--- | :--- |

Priority of the window 3
Priority of the window 2
Priority of the window 1
Pre window 0
${ }^{\circ}$ The priority 3 among all has the highest priority. (Be careful as it is an opposite to those of BASIC.)
${ }^{\circ}$ All priority must be different each other.
${ }^{\circ}$ The window function is not effective when all priorities are set to 0 and the address from the GDC is directly sent out.
${ }^{\circ}$ Window register ( $\mathrm{I} / \mathrm{O}$ address 112 H )
VMA*1 and VDS*2 are set to window.

8 bits
RN

$\left.\begin{array}{l}\text { Bias address, low } \\ \text { Bias address, high } \\ \text { VRAM data select } \\ \text { Bias address, low } \\ \text { Bias address, high } \\ \text { VRAM data select }\end{array}\right\}$ For window 0
$\left.\begin{array}{l}\text { Bias address, low } \\ \text { Bias address, high } \\ \text { VRAM data select } \\ \text { Bias address, low } \\ \text { Bias address, high } \\ \text { VRAM data select }\end{array}\right\}$ For window 2

Fig. 15-3
${ }^{\circ}$ Register setup
The priority register and the window register must be set after writing each register number to RNO register. Since the RNO register increments by one automatically each time written, only the first RNO may be written.
*1 VMA: See the paragraph discussing VMA.
*2 VDS: See the paragraph discussing VDS.
[Ex] To set the window register for the windows 1 and 2:

I/O address


Fig. 15-4
${ }^{\circ}$ Priority
As discussed previously, priority is used to determine the priority order of the window display; the value 0 to 3 must be set in registers. When windows are overlaid, the layout of windows can be set upside down in a flicker of moment by changing the priority.
[Ex]

| PW0 PW1 |
| :--- |
| 0 0 0 1 1 0 1 |



Fig. 15-5
Except the following, different priority values must be given.

NOTE-1:
When only one window was set to mapping RAM*l, it does not matter even if the same value other than 0 is set for all.

NOTE-2:
If windows are not overlaid as in the figure right, it does not matter even if the same value other than 0 is set for all.

NOTE-3:
When all priority registers are set to 0 , it disables the window function so that the address from the GDC is directly sent out. In this event, there is a need of setting VDS accordingly.


* 1 Refer $t_{c}$ the section Mapping RAM.

VMA is the bias value which makes the window area set to the respective display area.


SAD is the display start address to be set to GDC.

## CRT



Area respective to
the display screen

$$
V M A=V A D-W D A
$$

In other words, the area A which begins with WDA is displayed in the area $B$ which begins with VAD.

Fig. 15-6
${ }^{\circ}$ VD
VDS controls the VRAM plane output.

VD
bit


As shown above, VDS has three bits for each window which are used to perform any plane display or overlaid display of two or three planes.


Fig. 15-7

When 000 is set to three VDS bits, the background color corresponding to that window is displayed instead of the VRAM data in the window area.
${ }^{\circ}$ Mapping RAM
The mapping RAM controls the location and area of window in the display screen area.


NOTE:
The mapping RAM cannot be accessed from the CPU.

Fig. 15-8
The mapping RAM exists on the GDC memory map as shown in Fig. 15-8.
It has to corresponds to the display screen when the mapping RAM is used (Fig.15-9).


Row map
Column map
Fig. 15-8 Mapping RAM assignment
${ }^{\circ}$ For the row map at the time of $320 \times 400$ and $320 \times 200$ dots mode, only even addresses are effective. The left margin of the display screen is the address 0 and the one that follows is the address 2.
${ }^{\circ}$ As one bit of the column map corresponds to $\frac{1}{2}$ dot of the display when displaying under the 200-raster mode for the MZ1D13, MZ1D14, and MZ1D18, the window may be specified in an increment of $\frac{1}{2}$ dot for the horizontal direction.
${ }^{\circ}$ WDC programming
Write to the WDC and the mapping RAM is limited only to the vertical flyback time. Whereas, one window must be programmed at a time in a single vertical flyback time to set four windows. Special attention must be paid to the program timing for the mapping RAM.


Priority, VMA, and VDS may not be programmed one at a time necessarily; they may be set altogether, if possible. However, the mapping RAM should preferably be programmed for a window one at a time during the vertical flyback time in order to prevent distortion in the display.
${ }^{\circ}$ Use of the WDC
${ }^{\circ}$ Window overlay must be done by changing the priority.
${ }^{\circ}$ Relocation of the window must be done by changing the mapping RAM along $\downarrow$ with VMA.

CRT, advance


CRT, reverse

${ }^{\circ}$ Scroll can be attained by a change in VMA.
${ }^{\circ}$ Scrolling stops when it reaches the end (one window in use).

VRAM

*When two windows are used in a part of the screen, it permits scrolling from the bottom end to the top end of the VRAM, which looks as if scrolling within one window. In such an occasion, the following screen setup and scroll may be possible.
(i) Two windows scrolling in different directions.
(ii) One window scrolling and two windows not scrolling.

*When the display is divided vertically as shown above, each window can be scrolled in the same direction at the same time by changing SADI and 2 , without changing VMA.
${ }^{\circ}$ Others


## Column Map

As shown above, it is possible to have multiple number of windows in one window area of the mapping RAM. But, any desiredtarea may not be specified as the window set in this manner is on the corresponding location on the VRAM as it is addressed by the same VMA.

WDC initialization
The WDC needs the following prior to sending of the START command.

1) All clear of the mapping RAM.
2) Setup of the mapping 'RAM, priority, VMA, and VDS for the screen to be displayed first.


[^1]${ }^{\circ}{ }^{\circ}$ DCL 1 , VDC2
The VDC1 is the LSI which generates various timings and the VDC2 synthesizes display signal. Internal registers of these chips are write permitted.
${ }^{\circ}$ Resolution select register (I/O address 130 H )


01: When other than MZ1D13, MZ1D14, and MZ1D18 is used (200-raster).
10: For superimpose
11: When MZ1D13 or MZ1D14, or MD1D18 is used.
0: When horizontal dot mode is 640 dots.
1: When horizontal dot mode is 320 dots.
The resolution must be selected using the SYNC command of the GDC and the address 130 H .
${ }^{\circ}$ Mode select register ( $\mathrm{I} / \mathrm{O}$ address 120 H )


NOTE:
D2 must be programmed 0 in the case of the monochrome mode.
As the block diagram of the VDC2 is shown in Fig.15-10, DO of the address 120 H is the select signal for the last selector. Since planes, $0-2$, are ANDed with VDSO - 2 , it has to be determined in the monochrome mode with which plane should it be ORed to display.


Monochrome circuit

Fig. 15-10 VDC internal
${ }^{\circ}$ Plane priority register ( $\mathrm{I} / \mathrm{O}$ address 122 H )
Only when D2 of the I/O address 120 H is 1 , the display data are converted as in Table $15-5$ by the value given to 122 H .

Table 15-5

| Value in <br> 122 H <br> Before <br> change | After change |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4~7 |
| $0: 00$ | $0: 00$ | $0: 00$ | 0 | $0: 00$ | $0: 00$ |
| $0 \cdot 01$ | 0 | $0: 01$ | $0: 01$ | 0 | 0:011 |
| $0: 10$ | $0: 10$ | 0 1 0 | $0: 10$ | 0)1 0 | 0110 |
| $0: 11$ | $0: 11$ | 0 |  | 0 | $\begin{array}{l:ll}0 & 1 & 1\end{array}$ |
| 100 | $0: 00$ | $1{ }_{1} 00$ | 100 | $1: 00$ | 1100 |
| 1.01 | $0: 01$ | $0 \cdot 01$ | 100 | 1100 | 1) 00 |
| 1;10 | $0: 10$ | $0: 10$ | 0:1 0 | 1.00 | 1) 00 |
| 1:11 | $0 \cdot 11$ | 0 | $0: 11$ | 0111 | 100 |

Plane $2 \mathrm{~T} \uparrow$ Plane 0
Plane 1

Priority order is given for four kinds of data composed of the plane 2 data, plane 1 , and plane 0 . The data of plane 2 would not be obtained if 0 was set when there is a data in the plane 2 , as it is lower in its priority order than the four kinds of data composed of plane 1 and plane 0.
As the value is increased, it makes the plane 2 priority changed higher. Giving the value of $4-7$ will make it higher in its priority than any of four kind data composed of the plane 1 and plane 0 , so that data of plane 1 and plane 0 are not obtained.
${ }^{\circ}$ Background color register ( $I / 0$ address $124 \mathrm{H}-12 \mathrm{AH}$ )
Pallet number must be given to the background color of each window. Background color is given to the all zero area of the display data. Background color is displayed when planes 0 through 2 are all zero, VDSO through VDS 2 are all zero, and the display data after converted in the priority mode are all zero.
${ }^{\circ} 124 \mathrm{H}$


Pallet number for window 0 background color
${ }^{\circ} 126 \mathrm{H}$

D2 DI DO

${ }^{\circ} 128 \mathrm{H}$

${ }^{\circ} 12 \mathrm{AH}$

${ }^{\circ}$ Border color register ( $1 / 0$ address 12 CH ) Specifies pallet number of border color. Border color is the color outside the window.
${ }^{\circ} \mathrm{I} 2 \mathrm{CH}$


NOTE:
As a correct border color may not be produced when the MZ1D13, MZ1D14, or MZ1D18 is in use due to restriction to the CRT, it has to be programmed so as to produce black color.
${ }^{0}$ Monochrome mode
Under the monochrome mode, different significance is given to 12 CH and 12 AH , which requires to select normal or reverse for the window.

${ }^{\circ} 12 \mathrm{AH}$

${ }^{\circ}$ Pallet register'(LS670)
Colors displayed on the video screen and tones on the green video display depend on the presets set in the pallet register. As data written in the video RAM are read to be displayed at the same time from planes 0,1 , and 2, it may constitute a number 0 to 7 , if they are assumed to be three digits binary number having the plane 0 for LSB and plane 2 for MSB, which is used to be the pallet number. What color be displayed by a pallet number depends on the color number set in the pallet register which is discussed next.
I/0 address
141 H : Color number for the pallet number 0
143 H : Color number for the pallet number 1
145 H : Color number for the pallet number 2
147 H : Color number for the pallet number 3
151 H : Color number for the pallet number 4
153 H : Color number for the pallet number 5
155 H : Color number for the pallet number 6
157 H : Color number for the pallet number 7


Color number corresponds to the color (tone in the case of the monochrome CRT) in Table 15-6.

| Color number | Color | Monochrome |
| :---: | :--- | :--- |
|  | Color | Brightness |
|  | Black | Black |
| 1 | Blue | $(7)$ |
| 2 | Red | $(6)$ |
| 3 | Magenta | $(5)$ |
| 4 | Green | $(4)$ |
| 5 | Cyan | $(3)$ |
| 6 | Yellow | $(2)$ |
| 7 | White | $(1)$ |

$$
\text { Brightness: }(1) \longrightarrow(7)
$$

NOTE:
Since correct display is not assured for the MZ1D13, MZ1D14, and MZ1D18 due to restriction by the CRT, it has to be so programmed as to obtain color in the border portion.

V ${ }^{\circ}$ Monochrome CRT tone display
As seen in the color number list above, tone display is enabled with the monochrome CRT (composite video input) is connected.

* Composite video input Video signal (tone) coexists with the sync (vertical, horizontal) signal on the same signal line.

16. Power supply unit

Two kinds of power supply units are used for the MZ-5500/5600 series which differ in current capacity.

| Model | Circuit type | VCC $(+5 \mathrm{~V})$ | VDD $(+12 \mathrm{~V})$ | VGG $(-12 \mathrm{~V})$ | Alarm signal |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MZ-5511 <br> MZ-5521 | Transformer + <br> secondary switching <br> type | 9.2 A | 1.1 A | 0.15 A | Yes |
| MZ-5631 <br> MZ-5641 <br> MZ-5645 | Transformer + <br> secondary switching <br> type | 10.8 A | 3.9 A | 0.15 A | Yes |

Power Secondary switching unit
transformer
$A C$ inlet

${ }^{\circ}$ Connector pin location
CPU CN

| Pin No. | Signal name | Wire color |
| :---: | :--- | :--- |
| 1 | -12 V | Blue |
| 2 | +12 V | Yellow |
| 3 | +5 V | Red |
| 4 | +5 V | Red |
| 5 | ALARM | Orange |
| 6 | GND | Black |
| 7 | GND | Black |
| 9 | GND | Black |

MFD CN1, 2

| Pin No. | Signal name | Wire color |
| :---: | :--- | :--- |
| 1 | +12 V | Yellow |
| 2 | GND | Black |
| 3 | GND | Black |
| 4 | $+5 V$ | Yellow |

*The signal ground (SG) shares the line with the frame ground (FG).
© Alarm signal
Both types of the power supply units have the ALARM signal by which an abnormal condition in the DC output is detected as caused by a source supply failure or quick on/off of the power switch or when the CPU runswild or subjected to abnormal action. With this,signal, immediate reset is applied to the CPU. The signal is an open collector output and pulled up to VCC level using a 2.2 Kohms resistance. The ALARM signal is issued in the following sequence:


The 8087 numerical data processor handles arithmetical operation of numeric data of various types and it has the capability to handle transcendental functions.
${ }^{\circ}$ Almost all signal lines are connected parallel with the 8086 CPU in view of the hardware. It does not require any special interface and has capacity to expand the CPU registers.
In view of software, the processing capacity of the CPU is largely increased as if the CPU commands are expanded.
${ }^{\circ}$ The 8087 NDP has eight 80 -bit registers as shown in Fig. 1 and its configuration is as shown in Fig.2. Almost all commands of the 8087 (data transfer, arithmetic operation, comparison) are executed with the register ST (0) or between ST (0) and other register ST $(0-7)$ or the memory.

* There are seven kinds of data formats that can be handled (Fig.3), but they are converted into the format when fetched inside the 8087 before being stored (Fig.2).

|  | S T (0) |  |
| :---: | :---: | :---: |
|  | S T (1) |  |
|  | S T (2) |  |
|  | S T (3) |  |
|  | S T (4) |  |
|  | S T (5) |  |
|  | S T (6) |  |
|  | S T (7) |  |
| 79 |  | 0 |

Fig. 18087 registers


Fig. 28087 register structure
Decimal integer PACKED DECIMAL
Real number SHORT REAL

| S | Exp | Mantissa |
| :---: | :---: | :---: |
| 31 | 23 | 0 |

I.ONG REAL

| S | Exp | Mantissa |
| :--- | :--- | :--- |
| 63 | 52 |  |

TEMPORARY REAL

| S Exp | $\mid 1$ | Mantissa |
| :---: | :--- | :--- |
| 79 | $64 \prod_{63}$ | 0 |

Fig. 38087 data format

Complement of 2 is used to represent binary integer of 16 bits, 32 bits, or 64 bits, the most significant bit being a sign bit. A BCD 18 digits are used to represent decimal integer, the most significant bit being a sign bit, and when the number becomes negative, only the sign is changed with rest of figure not affected. All bits of the most significant byte except the sign bit are disregarded when loaded and treated as 0 when stored.
Real number is represented in either of 32 bits, 64 bits, or 80 bits, having a sign bit, exponential bits, and mantissa bits. The true value of the mantissa can be obtained in the following manner, assuming the exponent as E and mantissa as F .

```
(-1)S
BIAS = 7FH (short real number)
    3FFH (1ong real number)
    3FFFH (temporary real number)
```

A negative real number is simply attached with a negative sign to the real number. The exponential part is provided for easier data comparison and has been added with the above mentioned bias. The following is an example to compare.

$$
\left.\begin{array}{llll}
+5 & 00000101 & \begin{array}{l}
\text { BIAS } \\
-40
\end{array} & 11011000 \\
+7 \mathrm{FH}
\end{array}\right)\left[\begin{array}{lll}
10000100 \\
1010111
\end{array}\right.
$$

If not biased, it needs to distinguish comparisuns between the same signs and different signs, But, when biased, comparison can be done with a first different bit by making comparison from high order bit, similar as the unsigned binary integer.
As the integer part is 1 for the mantissa, the maximum effective digits are maintained for a number smaller than 1 . Table 1 shows an example how the real number 178.125 (decimal) is stored when represented in a form of short word length real number by the 8087 .

| Decimal | 178.125 |  |  |
| :---: | :---: | :---: | :---: |
| Exponential type decimal | 1.78125 E 2 |  |  |
| Exponential type binary | $1 \Delta 0110010001 \mathrm{E} 111$ |  |  |
| Exponential type binary, biased | 140110010001E10000110 |  |  |
| 8087 short word real number | Sign 0 | $\begin{aligned} & \text { Biased exp } \\ & 10000110 \end{aligned}$ | 0110010001000000000000000 |

${ }^{\circ}$ The following shows the action of the 8086 CPU and the 8087 NDP when the next program is executed.

CSEG
1 ORG 100 H
2 MOV AX,2000H
3 MOV DS,
4 MOV BX,0
5 MOV BP,2
6 MOV SI,4
7 MOV AX,1
8 MOV [EX],AX
9 MOV AX,2
10 MOV DS:[BP],AX
11 MOV AX,0
12 MOV DS:[SI],AX
13 ;
14 (WAIT)
15 FINIT
16 (WAIT)
17 FILD [BX]
18 (WAIT)
19 FIADD DS:[EP]
20 (WAIT)
21 FIST DS:[SI]
22 WAIT
23 ;
24 MOV DX,DS:[SI]
25 AND DX,0FH
26 ADD DX,30H
27 MOV CL,2
28 INT 224
29
30 XOR CX,CX
31 XOR DX,DX
32 INT 224
33 END
This program adds the contents in 20000 H with the contents of 20002 H and the result is stored in 20004 H using the 8087.



[^0]:    Fig. 1-6 READY signal timings

[^1]:    vertical component. mapping information must be written after dividing it into the horizontal component and vertical component. the revised portions are writter. .

